




**MODEL 350D**

**MODEL 351D**

**Autohet Frequency Counters  
Operating & Service Manual**



*EIP Incorporated*

*a subsidiary of Dana Electronics*

3230 Scott Boulevard, Santa Clara, CA 95051 Telephone (408) 244-7975 TWX: 910-338-0155

M A N U A L    A D D E N D U M

SECTION 8

PARTS LIST

USE ADDED PAGES

8-17 THROUGH 8-20

IN REFERENCE TO ASSEMBLIES A113  
(2020038) AND A202 (2020029)



**MODEL 350D**

**MODEL 351D**

# Autohet Frequency Counters Operating & Service Manual

Serial Prefix/CCN Group beginning:  
130, 230, 330, 930, 030

EIP INCORPORATED  
3230 Scott Boulevard  
Santa Clara, CA 95051  
Tel: (408) 244 - 7975  
TWX: 910 - 338 - 0155

Manual Part Number: 5580001D  
Manual printed in U.S.A.  
November 1976

SECTION  
INFORMATION &  
SPECIFICATIONS

INSTALLATION

OPERATION

THEORY OF  
OPERATION

MAINTENANCE  
& SERVICE

ADJUSTMENTS  
& CALIBRATION

PERFORMANCE  
TESTS

PARTS LISTS

SCHEMATICS,  
DESCRIPTIONS,  
LOCATORS

OPTIONS



## CERTIFICATION

EIP Incorporated certifies that this instrument was thoroughly inspected and tested, and found to be in conformance with the specifications noted herein at time of shipment from factory.

## WARRANTY

EIP Incorporated warrants this counter to be free from defects in material and workmanship for one year from the date of delivery. Damage due to accident, abuse, or improper signal level, is not covered by the warranty. Removal, defacement, or alteration, of any serial or inspection label, marking, or seal, may void the warranty. EIP Incorporated will repair or replace at its option, any components of this counter which prove to be defective during the warranty period, provided the entire counter is returned PREPAID to EIP or its authorized service facility. In-warranty counters will be returned freight prepaid; out-of-warranty units will be returned freight COLLECT. No other warranty other than the above warranty is expressed or implied. EIP Incorporated and Danalab Incorporated, are not liable for consequential damages.

## ASSISTANCE

For assistance, contact the EIP representative in your area, or EIP Incorporated.

# TABLE OF CONTENTS

<u>PARA- GRAPH</u>	<u>TITLE</u>	<u>PAGE</u>
<b>SECTION 1 - GENERAL INFORMATION &amp; SPECIFICATIONS</b>		
1-1	Description . . . . .	1-1
1-8	Instrument Identification . . . . .	1-1
1-10	Specifications . . . . .	1-1
<b>SECTION 2 - INSTALLATION</b>		
2-1	Unpacking . . . . .	2-1
2-4	Installation . . . . .	2-1
2-6	Incoming Operational Check . . . . .	2-1
<b>SECTION 3 - OPERATION</b>		
3-1	Introduction . . . . .	3-1
3-3	Controls, Indicators and Connectors . . . . .	3-1
3-5	Visual Display (LED) Brightness Adjustment . . . . .	3-1
<b>SECTION 4 - THEORY OF OPERATION</b>		
4-1	General . . . . .	4-1
4-8	300 MHz Direct Counter . . . . .	4-1
4-20	Autohet Converter . . . . .	4-3
	An Introduction to YIG Filters . . . . .	4-5
<b>SECTION 5 - MAINTENANCE &amp; SERVICE</b>		
5-1	General . . . . .	5-1
5-3	Fuse Replacement . . . . .	5-1
5-5	Air Circulation . . . . .	5-1
5-7	Counter Servicing . . . . .	5-1
5-8	Recommended Service Procedures . . . . .	5-1
5-9	Servicing Precautions . . . . .	5-1
5-10	Factory Service . . . . .	5-1
5-12	<b>TROUBLESHOOTING</b> . . . . .	5-3
5-13	Malfunction at Turn On . . . . .	5-3
5-15	Failure to Indicate All Zeros . . . . .	5-3
5-17	Malfunction in Self Test . . . . .	5-3
5-19	Malfunction in Band IB (10 MHz - 300 MHz) . . . . .	5-3
5-21	Malfunction in Band IA (20 Hz - 135 MHz) . . . . .	5-4
5-23	Malfunction in Band II (100 MHz - 850 MHz) . . . . .	5-4
5-25	Malfunction in Band III (825 MHz - 12.4/18 GHz) . . . . .	5-4

# TABLE OF CONTENTS (Continued)

<u>PARA- GRAPH</u>	<u>TITLE</u>	<u>PAGE</u>
<b>SECTION 6 - ADJUSTMENTS &amp; CALIBRATION</b>		
6-1	General . . . . .	6-1
6-3	Power Supply Adjustment . . . . .	6-1
6-5	Band I Adjustment (20 Hz - 300 MHz) . . . . .	6-1
6-6	Band II Adjustment (100 MHz - 850 MHz) . . . . .	6-1
6-7	Band III Adjustment (825 MHz - 12.4/18 GHz) . . . . .	6-6
6-8	Time Base Calibration . . . . .	6-7
6-10	TCXO Calibration . . . . .	6-7
6-15	TCXO Calibration Procedure . . . . .	6-7
6-16	Method 1 . . . . .	6-7
6-17	Method 2 . . . . .	6-7
6-18	Oven Stabilized Oscillator Calibration. . . . .	6-7
6-22	Oven Stabilized Oscillator Test Procedure . . . . .	6-7
6-23	Test Equipment Required . . . . .	6-8
6-26	To Measure Oscillator Frequency. . . . .	6-8
 <b>SECTION 7 - PERFORMANCE TESTS</b>		
7-1	General . . . . .	7-1
7-3	Variable Line Voltage . . . . .	7-1
7-5	Recommended Test Equipment . . . . .	7-1
7-7	PERFORMANCE TESTS . . . . .	7-1
7-8	Range and Sensitivity - Band IA (20 Hz - 135 MHz) . . . . .	7-1
7-9	Range and Sensitivity - Band IB (10 MHz - 300 MHz) . . . . .	7-1
7-10	Range and Sensitivity - Band II (100 MHz - 850 MHz) . . . . .	7-1
7-11	Range and Sensitivity - Band III (825 MHz - 12.4/18 GHz) . . . . .	7-2
7-12	Time Base Aging Rate . . . . .	7-2
 <b>SECTION 8 - PARTS LISTS</b>		
8-1	General . . . . .	8-1
8-3	List of Tables . . . . .	8-1
8-4	To Order Replacement Parts . . . . .	8-1
 <b>SECTION 9 - CIRCUIT SCHEMATICS &amp; DESCRIPTIONS - COMPONENT LOCATORS</b>		
9-1	General . . . . .	9-1
 <b>SECTION 0 - OPTIONS</b>		

Refer to individual Option pages for contents

## LIST OF TABLES

<u>TABLE</u>	<u>TITLE</u>	<u>PAGE</u>
1-1	Specifications - 350D/351D Counter . . . . .	1-2
3-1	Front Panel Controls, Indicators and Connectors . . . . .	3-2
3-2	Rear Panel Controls and Connectors . . . . .	3-3
5-1	Recommended Test Equipment . . . . .	5-2
6-1	Comb Level Adjustments . . . . .	6-6
8-1	Reference Designators and Abbreviations . . . . .	8-1
8-2	List of Manufacturers . . . . .	8-2
8-3	Master Parts List . . . . .	8-3
8-4	Replaceable Parts List . . . . .	8-7

# LIST OF ILLUSTRATIONS

<u>FIGURE</u>	<u>TITLE</u>	<u>PAGE</u>
3-1	Front Panel Controls, Indicators and Connectors . . . . .	3-2
3-2	Rear Panel Controls and Connectors . . . . .	3-3
4-1	Block Diagram - 351D/351D Autohet Frequency Counter . . . . .	4-2
4-2	Block Diagram - Autohet Converter . . . . .	4-4
5-1	Summing Amplifier (Schematic Diagram) . . . . .	5-2
5-2	Troubleshooting Tree - Visual Display Test . . . . .	5-5
5-3	Troubleshooting Tree - Missing Digit . . . . .	5-7
5-4	Troubleshooting Tree - Non-Zero Display . . . . .	5-8
5-5	Troubleshooting Tree - Self Test . . . . .	5-9
5-6	Troubleshooting Tree - Band IB . . . . .	5-10
5-7	Troubleshooting Tree - Band IA . . . . .	5-11
5-8	Troubleshooting Tree - Band II . . . . .	5-11
5-9	Troubleshooting Tree - Band III . . . . .	5-12
6-1	Calibration Adjustment Locator . . . . .	6-2
6-2	In-Band Detector Switching Point . . . . .	6-3
6-3	Comb Level Adjustments . . . . .	6-3
6-4	1 GHz Comb Line Identification . . . . .	6-4
6-5	YIG Driver Offset Adjustment . . . . .	6-4
6-6	YIG Delay Correction 1 . . . . .	6-4
6-7	YIG Delay Correction 2 . . . . .	6-5
6-8	Comb Frequency Harmonic Generation . . . . .	6-6
6-9	Time Base Calibration . . . . .	6-8
9-1	Assembly Locator . . . . .	9-2
9-2	Interconnection Diagram - 350D/351D Counter . . . . .	9-3
<p>NOTE: The following Figures include the Component Locator, Circuit Description, and Schematic Diagram for the PCB Assemblies in this counter. All related sheets for a particular Assembly have the same figure number.</p>		
9-3	Count Chain 1 (A101) . . . . .	9-4
9-4	Count Chain 2 (A102) . . . . .	9-10
9-5	Count Chain 3 (A103) . . . . .	9-12
9-6	Control 2 (A104) . . . . .	9-14
9-7	Control 1 (A105) . . . . .	9-16
9-8	High Frequency (A106) . . . . .	9-20
9-9	Power Supply (A107) . . . . .	9-22
9-10	Reference Oscillator Buffer (A108) . . . . .	9-24
9-11	Prescaler (A109) . . . . .	9-26
9-12	Display (A110) . . . . .	9-28
9-13	Preamplifier (A111) . . . . .	9-30
9-14	Counter Interconnect (A113) . . . . .	9-32
9-15	Source/Amplifier (A201) . . . . .	9-34
9-16	Converter Control 2 (A202) . . . . .	9-36
9-17	Converter Control 1 (A203) . . . . .	9-38
9-18	Video Amplifier (A204) . . . . .	9-42
9-19	Converter Interconnect (A208) . . . . .	9-44



# SECTION 1

## GENERAL INFORMATION & SPECIFICATIONS

### 1-1. DESCRIPTION

- 1-2. The EIP 350D/351D series of Autohet Frequency Counters automatically measure the frequency of any CW signal within the range of 20 Hz to 12.4 GHz (350D), or 20 Hz to 18.0 GHz (351D). In both series, this frequency is covered in three bands: 20 Hz to 300 MHz, 100 MHz to 850 MHz, and 825 MHz to 12.4 GHz, or 18.0 GHz.
- 1-3. Measurements in Band I (20 Hz to 300 MHz) are made with a 300 MHz direct electronic counter. Band II (100 MHz to 850 MHz) uses a prescaler to divide the input signal by a factor of four into the frequency range of the 300 MHz direct counter. Band III (825 MHz to 12.4/18.0 GHz) measurements are made by heterodyning the input frequency with an automatically selected harmonic of an internal 200 MHz comb generator, producing a difference frequency which falls within the range of the 300 MHz direct counter. The inaccuracy of the indicated reading by the counter, is directly related to the quality of the Time Base Oscillator over the entire operating range of the counter (see Sections 1 and 6).
- 1-4. The display on the 350D/351D Counters gives a direct readout of the measured frequency over the entire operating range of the counter. The counter also includes automatic suppression of leading zeros, except during a no signal input condition.
- 1-5. The frequency readout of the 350D/351D Counters is displayed in a fixed position format that is conveniently sectionalized in GHz, MHz, kHz, and Hz. Four

gate times: 1 ms, 10 ms, 100 ms, and 1 sec., are automatically selected depending upon the setting of the RESOLUTION switch.

1-6. For applications where less resolution is required, pushbutton display blanking (RESOLUTION) is provided to simplify the readout.

1-7. To assure trouble-free performance, the 350D/351D Counters are completely solid-state. For ease of repair and maintenance, the major portion of the counter circuitry is contained on plug-in printed circuit boards or in easily removed modules. Special test points allow monitoring of critical circuit functions.

### 1-8. INSTRUMENT IDENTIFICATION

1-9. All models of the 350D/351D series Counters are identified by two number sets: the Model and Configuration Control Number (e.g. 351D-CCN101), and a specific Serial Number (e.g. 12345 or 101-12345). Both sets of numbers should be mentioned in any correspondence regarding the counter.

### 1-10. SPECIFICATIONS

1-11. EIP 350D/351D Autohet Frequency Counter specifications are given in Table 1-1.

### NOTICE

"AUTOHET" is a registered trademark of EIP Inc.

GENERAL:		Access. Furnished:	
Frequency Range:	20 Hz - 12.4 GHz (350D). 20 Hz - 18.0 GHz (351D).	Access. Available:	Detachable power cord, 8 ft (24 cm) long, with plug. Operatin & Service manual.
Accuracy:	$\pm 1$ count $\pm$ time base accuracy.		Rack Mount Kit: P/N: 2010008.
Resolution:	1 Hz to 1 MHz in decade steps.		Calibration Kit: P/N: 2000005.
Gate Time:	1 sec (1 Hz), 0.1 s (10 Hz), 10 ms (100 Hz), 1 ms (1 kHz, 10 kHz, 100 kHz, 1 MHz). Band II gate times are expanded by four.	CONTROLS:	
Sample Rate:	Controls time between measurements. Variable, 100 ms-10 s (typ).	See Figures 3-1 and 3-2, and Tables 3-1 and 3-2.	
Display:	11 digit light-emitting diode (LED); sectionalized to read: GHz, MHz, kHz, and Hz.	TIME BASE (STANDARD):	
Operation:	Completely automatic after setting input selector.	Crystal Frequency:	10 MHz.
Acquisition Time:	In Band III, comb line acquisition requires 10 ms/GHz plus 50 ms (nominal). Once locked to a comb line, readings can be taken at the rate of the selected gate time.	Stability:	
Operating Temp:	0° to +50°C.	Aging Rate:	$<   3 \times 10^{-7}  $ /month.
Power:	115/230 Vac $\pm 10\%$ , 50-60 Hz, 80 watts (nominal).	Short Term:	$< 1 \times 10^{-9}$ rms for one second averaging time.
Weight:	Shipping: 30.0 lbs (13.6 kg). Net: 25.5 lbs (11.6 kg).	Temperature:	$<   2 \times 10^{-6}  $ between 0° to +50°
		Line Variation:	$\pm 10\%$ line voltage change results in a frequency shift of $<   1 \times 10^{-7}$
		Warm-up Time:	None.
		Output Freq:	10 MHz, square-wave, 1 V p-p minimum into 50 ohms.
		Ext. Time Base:	Requires 10 MHz, 1 V p-p minimum into 300 ohms.

TABLE 1-1. SPECIFICATIONS - 350D/351D COUNTERS

SECTION 2  
INSTALLATION

**SIGNAL INPUTS:**

**BAND IA:**

Frequency Range: 20 Hz - 135 MHz  
 Min. Sensitivity: 25 mV rms  
 Input Impedance: 1 megohm/20 pf  
 Maximum Input: 120 V rms (Note 1)  
 Max. Input without Damage: 150 V rms (Note 1)  
 Coupling: AC  
 Connector: BNC female

Note 1: Above 1 kHz maximum input decreases at 6 dB/octave rate to 3.0 V rms at 40 kHz.

**BAND IB:**

Frequency Range: 10 MHz - 300 MHz  
 Min. Sensitivity: -20 dBm (22 mV rms)  
 Input Impedance: 50 ohms nominal  
 Maximum Input: +10 dBm (0.7 V rms)  
 Max. Input without Damage: +27 dBm (5.0 V rms)  
 Coupling: AC  
 Connector: BNC female

**BAND II:**


Frequency Range: 100 MHz - 850 MHz  
 Min. Sensitivity: 100 MHz - 150 MHz: -15 dBm (40 mV rms)  
 150 MHz - 850 MHz: -20 dBm (22 mV rms)  
 Maximum Input: +10 dBm (0.7 V rms)  
 Max. Input without Damage: +27 dBm (5.0 V rms)  
 Input Impedance: 50 ohms nominal  
 Coupling: AC  
 Connector: BNC female

**BAND III:**

Frequency Range: 825 MHz - 12.4 GHz (350D)  
 825 MHz - 18.0 GHz (351D)  
 Min. Sensitivity: 825 MHz - 1.1 GHz: -25 dBm (12 mV rms)  
 1.1 GHz - 12.4 GHz: -30 dBm (7 mV rms)  
 12.4 GHz - 18.0 GHz: -25 dBm (12 mV rms)  
 +7 dBm, +20 dBm typ.

Maximum Input: +33 dBm (2 watts)  
 Max. Input without Damage: 50 ohms nominal  
 Input Impedance: AC  
 Coupling: Type N Precision female  
 Connector: 2.5 : 1 typical  
 VSWR: 40 MHz p-p, worst case, for modulation rates from DC to 10 MHz.  
 FM Tolerance:

**DIMENSIONS (mm)**



All specifications subject to change at manufacturers discretion.

TABLE 1-1 (Continued). SPECIFICATIONS - 350D/351D COUNTERS

# SECTION 2

## INSTALLATION

### 2-1. UNPACKING

2-2. The EIP 350D/351D series of Autohet Frequency Counters arrive ready for operation. Carefully inspect the shipping carton before opening for any evidence of visible or concealed damage. If any seems apparent, ask that the shipper's agent be present when the instrument is unpacked.

2-3. Remove the packing carton and supports, being careful not to scar or damage the instrument. Make a complete visual inspection of the counter, checking for any damage or missing components. Check that all switches and controls operate mechanically. Report any damage to EIP immediately.

### 2-4. INSTALLATION

2-5. There are no special installation instructions for the 350D/351D Counters. The units are self-contained bench or rack mounted instruments, which only require connection to a standard, single-phase, 115/230 V, 50-60 Hz power line for operation. CAUTION: Check current rating of counter fuse and setting of rear panel 115/230 Vac slide switch before applying power to counter.

### 2-6. INCOMING OPERATIONAL CHECK

2-7. The following procedure outlines an operational check of the counter which may be conducted without special tools, signal generators, or test equipment. The internal TIME BASE CLOCK is used as the input signal to the 300 MHz counter, therefore it cannot check the operation of the Band II prescaler or the Band III comb generator.

a. Turn counter POWER switch off. Check fuse rating and setting of 115/230 switch (on rear panel).

b. Connect counter power cord to a source of 115 or 230 V, 50-60 Hz, single-phase power. The ground terminal on the power cord plug should connect to a reliable earth ground.

c. Press POWER switch (on front panel) to turn counter on. The counter display should light, and the internal cooling fan should operate.

d. Place the rear panel TIME BASE INT/EXT switch in the INT position.

e. Partially depress any one of the RESOLUTION switches and release it so no switch remains in the depressed position. All digits in the 11-digit display should indicate "0" (zero).

f. Depress the TEST switch on the front panel. The display should indicate 10 000 000 (10 MHz). Note that the three leading zeros are blanked (not lit).

g. Blank the 1 Hz digit by pressing the right hand RESOLUTION switch.

h. Depress the TEST button again. The display should still indicate 10 MHz, but with the final "0" blanked. Also note a decrease in the gate time evidenced by the shorter on-time of the GATE light.

i. Test each RESOLUTION switch in turn, starting with the 1 Hz digit. Note that the digit immediately above that switch, and all digits to the right of that switch, are blanked.

j. Unblank all display digits (see "e." above for procedure).

k. With no input signal, the entire display should show all zeros in all positions of the BAND SELECT switch.

l. Depress both the TEST and RESET switches simultaneously. All display digits should show "8" (all segments of each display lighted).

m. This completes the counter confidence check. All CW signals within the frequency range of the counter may be counted as required. Refer to Section 1 for proper signal levels. If the counter fails to perform as described above, refer to Section 5.

# SECTION 3

## OPERATION

### 3-1. INTRODUCTION

3-2. The operation of the counter is completely automatic after selecting the appropriate operating band. Controls and indicators have been kept to a minimum to insure simple, error-free performance.

### 3-3. CONTROLS, INDICATORS AND CONNECTORS

3-4. Front panel controls, indicators and connectors are shown in Figure 3-1 and described in Table 3-1. Rear panel controls and connectors are shown in Figure 3-2 and described in Table 3-2.

### 3-5. NUMERICAL DISPLAY BRIGHTNESS ADJUSTMENT

3-6. Apparent brightness of the light-emitting-diode (LED) numerical display may be varied by adjustment of potentiometer A103R20. (R20 is located near the top front of PC Board A103, and is accessible by removing the top cover of the counter.) Adjust R20 clockwise to increase display brightness, or counter-clockwise to decrease the brightness.

#### WARNING

DO NOT APPLY A SIGNAL EXCEEDING THE MAXIMUM INPUT SPECIFICATION TO ANY INPUT. EXTENSIVE DAMAGE NOT COVERED BY THE WARRANTY WILL OCCUR, WHETHER OR NOT THE COUNTER IS TURNED ON, TURNED OFF OR APPEARS TO BE INOPERATIVE!




FIGURE 3-1. FRONT PANEL CONTROLS, INDICATORS AND CONNECTORS

<p><b>POWER On/Off Switch</b></p> <p>Turns counter power on and off.</p> <p><b>SAMPLE RATE/HOLD Control</b></p> <p>Varies time between measurements from 1/10 to 10 seconds (nominal) per reading. (Gate time is added to sample time, thus minimum reading time for 1 Hz resolution is 1.1 sec.) Last reading retained indefinitely in HOLD.</p> <p><b>RESOLUTION Switches</b></p> <p>Six pushbutton switches allow blanking (turning off) of the six least significant digits in the visual display. Each switch blanks the digit above and all digits to the right of that switch. Four gate times appropriate to the required resolution are also selected. 1 Hz resolution is achieved by partially depressing and releasing one of the switches (this action releases all the switches).</p> <p><b>TEST Switch ▲</b></p> <p>Pressing the TEST switch places the counter in the self-test mode, with the test signal derived from the internal 10 MHz Time Base. Proper display is: 10 000 000 (10 MHz).</p> <p><b>RESET Switch ▲</b></p> <p>This switch manually over-rides all controls, resets the counter and converter, and initiates a new reading.</p> <p><b>Visual Display</b></p> <p>The 11-digit LED (light-emitting-diode) display provides a direct numerical readout of the input frequency. The display is sectionalized into GHz, MHz, kHz, and Hz.</p> <p><b>GATE Indicator</b></p> <p>Lights when signal gate is open.</p> <p><b>SEARCH Indicator</b></p> <p>Provides visual indication that the converter is <u>not</u> locked to an input signal.</p>	<p><b>EXT REF Indicator</b></p> <p>Lights when counter is set to EXT REF (External Base Reference) via rear panel switch. CAUTION: does not indicate level of external reference signal.</p> <p><b>REMOTE Indicator</b></p> <p>Used only with Options 07 (Remote Programming) a (General Purpose Interface Buss). See Section O - O.</p> <p><b>BAND SELECT Switch</b></p> <p>This switch determines the operating frequency range of the counter. Placing the switch fully left allows measurements in the 20 Hz to 135 MHz range (Band IA), with megohm/20 pf input impedance. With the switch just of center (Band IB), the frequency range of the counter is 10 MHz to 300 MHz at 50 ohms impedance. With the switch just right of center (Band II) the counter measures frequencies in the 100 MHz to 850 MHz range with a 50 ohm impedance. In the fully right position, measurements can be made from 825 MHz to 12.4 (or 18 GHz depending on counter model) at a 50 ohm input impedance.</p> <p><b>Band I Input Connector</b></p> <p>Type BNC female. For measurements in the 20 Hz - 135 MHz and 10 MHz - 300 MHz frequency ranges.</p> <p><b>Band II Input Connector</b></p> <p>Type BNC female. For measurements in the 100 MHz - 850 MHz range.</p> <p><b>Band III Input Connector</b></p> <p>Precision type N female. For measurements between 825 MHz and 12.4/18 GHz. CAUTION: See WARNING notice in Section 3 regarding maximum input levels.</p> <p>▲ <b>VISUAL DISPLAY TEST:</b> Pressing <u>both</u> TEST and RESET switches simultaneously, will cause all numeric display digits to show the numeral "8" (all segments lit)</p>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------




FIGURE 3-2. REAR PANEL CONTROLS AND CONNECTORS

<p><b>Rear Panel Inputs</b></p>	
<p>Openings allow simple modification of counter for rear inputs.</p>	
<p><b>TIME BASE ADJUST Control</b></p>	<p><b>REMOTE PROGRAMMING Connector</b></p>
<p>Used with Options 03, 04, or 05 only. Screwdriver adjustment allows tuning of the internal 10 MHz Oven Oscillator used with these options. Refer to Section O for complete description.</p>	<p>Used with Option 01 - Programmable YIG Preset, Option 06 - Programmable Offsets, and Option 07 - Remote Programming. Refer to Section O for complete descriptions.</p>
<p><b>TIME BASE INT/EXT Switch</b></p>	<p><b>AC POWER Connector</b></p>
<p>Allows use of internal Time Base Oscillator (TCXO or optional oven unit), or external 10 MHz reference.</p>	<p>Accepts AC power cord supplied with counter.</p>
<p><b>TIME BASE 10 MHz Connector</b></p>	<p><b>FUSE Holder</b></p>
<p>Type BNC female. Allows monitoring of internal 10 MHz Time Base, or connection to external 10 MHz reference (3 V p-p maximum reference input level).</p>	<p>Fuse provides overload protection for the counter. Use only a 1.5 A, Slow-Blow, 3AB/MDX type fuse for nominal 115 Vac operation, or 0.75 A, Slow-Blow, 3AB/MDL type fuse for nominal 230 Vac operation.</p>
<p><b>BCD OUTPUT Connector</b></p>	<p><b>115/230 Switch</b></p>
<p>Used with Option 09 - BCD Output. Refer to Section O - Options, for complete description.</p>	<p>Sets operating voltage of counter to match power line. CAUTION: Be sure 115/230 switch setting and fuse rating match power line voltage.</p>

TABLE 3-2. REAR PANEL CONTROLS AND CONNECTORS

# SECTION 4

## GENERAL THEORY OF OPERATION

### 4-1. GENERAL

4-2. The EIP 350D/351D Autohet Frequency Counters automatically measure and display the frequency of any CW signal from 20 Hz - 12.4 GHz (350D), or 20 Hz - 18.0 GHz (351D). In both models, this frequency coverage is obtained in three bands: 20 Hz - 300 MHz (Band I), 100 MHz - 850 MHz (Band II), and 825 MHz - 12.4/18 GHz (Band III).

4-3. Measurements in Band I are made directly with a 300 MHz counter. This band is further divided into two channels: Channel A covers the 20 Hz - 135 MHz range with an input impedance of 1 megohm shunted by 20 picofarads; Channel B covers the 10 MHz - 300 MHz range with a 50 ohm input impedance.

4-4. Band II contains a prescaler which divides the input frequency by four. It operates over the frequency range of 100 MHz - 850 MHz with 50 ohm input impedance.

4-5. Band III covers the microwave frequencies from 825 MHz to 12.4 or 18.0 GHz. In this band, an Autohet Converter translates the input frequency downward into the frequency range of the direct counter. This is accomplished by mixing the input signal with a single known harmonic of the counter Time Base oscillator, to produce a difference frequency which can be counted directly. The frequency of the known harmonic is added to the counted signal to obtain the input frequency.

4-6. Figure 4-1 shows a block diagram of the complete 350D/351D Counter. Figure 4-2 shows a block diagram of the Autohet Converter. Detailed theory and circuit descriptions of the Counter and Converter subassemblies are given in Section 9. Both the 350D and the 351D Counters are functionally identical, although differing somewhat in component selection and design.

4-7. The operation of the 350D and 351D Counters is best described by separating the instrument into two distinct functions: the direct counter, and the Autohet Converter. These two functions are interconnected in two significant areas: (1) presetting the counter to the appropriate harmonic number, and (2) counting the heterodyned difference frequency from the Converter by the direct counter.

### 4-8. 300 MHz DIRECT COUNTER

4-9. The measurement of frequency by the direct counter is accomplished by accumulating the number of input events (e.g. cycles of a sine wave), which occur within a precisely determined time interval. This time interval is based on the frequency of the Time Base Oscillator.

4-10. The 20 Hz - 300 MHz portion of the counter is separated physically into a number of subassemblies, designated A101 through A111 (refer to Figure 4-1, Block Diagram). The subassemblies are tied together via the Counter Interconnect Board A113. The counter is divided functionally in approximately the same manner as it is divided into subassemblies. Count Chain Boards A101, A102, and A103, operate functionally as a single unit, as do Control Boards A104 and A105. The principal interconnections between the units are shown in Figure 4-1.

4-11. Band I (20 Hz - 300 MHz) input has two operating modes. Band IA covers the 20 Hz - 135 MHz range, with 1 megohm/20 pf input impedance and 25 mV rms sensitivity. Band IB (10 MHz - 300 MHz) has a 50 ohm input impedance and -20 dBm sensitivity. Both Band IA and IB input signals are routed through Preamplifier A111, which contains an impedance converter section and a signal amplifier to drive the High Frequency board (A106).

4-12. The Band II (100 MHz - 850 MHz) input drives the Prescaler (A109), which divides the incoming frequency by four and routes it to the High Frequency Board.

4-13. The signal input to Band III (825 MHz - 12.4/18 GHz) is translated by the Autohet Converter into the range of 25 MHz - 275 MHz, and routed to the High Frequency Board.

4-14. The outputs of these three input signal processors thus fall between 20 Hz and 300 MHz; the frequency range of the direct counter. The individual assemblies which comprise the direct counter are described in general terms below, and in detail in Section 9.

4-15. The High Frequency Board (A106) receives the input signal from one of the processors, squares the signal, and forms it into a train of constant duration pulses. This pulse train frequency is then divided by ten, and sent to the Count Chain.

4-16. The Control 1 and Control 2 Boards (A104 and A105), contain circuitry to guide the counter through the steps necessary to acquire and display the input frequency. The circuits control the opening and closing of the signal gate in the High Frequency Board, and accept programming commands from the Converter, front panel controls (TEST, RESET, SAMPLE RATE), and the Remote Programming options.

4-17. The Count Chain Boards (A101, A102, and A103), accumulate the frequency from the High Frequency Board, store the accumulated information, and multiplex the stored information into a form usable by the Display






FIGURE 4-1  
BLOCK DIAGRAM  
350D/351D COUNTERS

Board (A110), which provides a visual display of the input frequency to the counter.

4-18. Reference Oscillator Buffer A108, produces a time base reference signal from either an internal 10 MHz oscillator, or an external 10 MHz source. All input frequencies to the counter are measured with respect to this signal.

4-19. The Power Supply (A107) provides regulated +12, -12, +5, -5.2 Vdc, and unregulated +18 Vdc. NOTE: This supply does not furnish the power for the oven stabilized Time Base Oscillators (Options 03, 04, or 05).

#### 4-20. AUTOHET CONVERTER

4-21. The Autohet Converter is a self-contained assembly which performs the function of translating the microwave frequencies appearing at the Band III input, down into the range of the direct counter. This translation is accomplished by mixing the incoming signal with a known reference signal and then amplifying the difference frequency. The incoming frequency is then determined by counting the difference frequency and adding it to the known reference frequency. Refer to Figure 4-2, Converter Block Diagram.

4-22. The reference frequency is an integral multiple of 200 MHz which is derived from the 10 MHz Time Base Oscillator, thus maintaining the basic counter accuracy in the microwave band.

4-23. The Band III input signal passes through the PIN Diode Attenuator (A206) and is combined in the Mixer (A205) with the reference frequency from the YIG/Comb Generator.

4-24. The YIG/Comb Generator (A207) is an integrated assembly containing a Comb Generator and a YIG filter. The Comb Generator contains a step recovery diode to convert the 200 MHz sine wave input from the Source/Amplifier (A201) into a train of narrow pulses containing all the harmonics of 200 MHz up to 12.4/18 GHz. This pulse train is then passed through a pair of YIG resonators which select the desired harmonic. The resonant

frequency of the two stage filter is proportional to a magnetic field generated by passing current through a pair of coils within the structure. (A more comprehensive description of the operation of a YIG-tuned device is given later in this section.)

4-25. The Source Amplifier (A201) contains an LC oscillator operating at 200 MHz, which is phase-locked to the 10 MHz Time Base Oscillator (A116 or A112). This 200 MHz signal is amplified to produce up to one watt of output power to drive the Comb Generator section of A207.

4-26. The Mixer (A205) is an integrated microwave strip-line assembly, containing a 3 dB hybrid coupler, a termination, a mixer diode, a matching network, a broadband DC return, and a bypass capacitor to separate the RF and IF signals. The Mixer produces two output signals: an IF signal with frequency equal to the difference of the reference and incoming signals, and a DC current resulting from rectification of the total power applied to the mixer diode.

4-27. Both the IF and DC signals from A205 enter Video Amplifier A204, where the IF signal is amplified, and the DC level used for control of PIN Diode Attenuator A206.

4-28. The circuitry required to control the Autohet Converter is located on two Converter Control Boards (A202 and A203). Their function is to set the YIG Filter within the YIG/Comb Generator (A207) to the correct harmonics of 200 MHz, and to provide both the IF frequency and the harmonic information to the direct counter.

4-29. To accomplish this, the YIG Filter passband is continuously tuned over the operating range until an appropriate signal is received from the Video Amplifier. The sweep is then stopped so the YIG Filter passband is centered on the desired harmonic. Converter Control 1 (A203) performs all the signal processing and provides digital commands to Converter Control 2 (A202) which contains the Digital to Analog Converters and the current driver necessary to tune the YIG Filter. A detailed operational sequence is described in Section 9 in the Converter Control 1 description (Figure 9-17).




FIGURE 4-2  
 BLOCK DIAGRAM  
 AUTOHET CONVERTER  
 350D/351D COUNTERS

## AN INTRODUCTION TO YIG FILTERS

Highly polished spheres of single crystal YIG (yttrium-iron-garnet), have a property called ferrimagnetic resonance. Basically, the ferrimagnetic resonance phenomenon can be explained in terms of spinning electrons creating a net magnetic moment in each molecule of a YIG crystal (see Figure A). Viewing the material macroscopically, there is no net effect because the magnetic dipoles associated with each molecule are randomly oriented (see Figure B). The application of an external magnetic biasing field,  $H_{DC}$ , causes the magnetic dipoles to be aligned in the direction of the biasing field (see Figure C).

An RF field can be used to create an orthogonal magnetic force. If the frequency of the RF field coincides with the

natural precession frequency, there is a strong interaction called ferrimagnetic resonance (Figure D).

Figure E shows the basic elements of a YIG bandpass filter. The filter consists of a YIG sphere at the center of two loops. The two loops are perpendicular to each other and to the dc biasing field,  $H_{DC}$ . One loop carries the RF input and the other the RF output. When the RF signal frequency is the same as the natural precession frequency of the YIG, there is strong coupling between the input and output loops. Thus RF can only pass through the YIG filter at resonance. The resonant frequency is a linear function of the magnetic biasing field,  $H_{DC}$ . Generally,  $H_{DC}$  is provided by locating the YIG spheres between the poles of an electromagnet, and tuned by varying the current to the magnetic coils.




Figure A. Magnetic dipole resulting from a spinning electron.




Figure B. Randomly oriented magnetic dipoles in the unmagnetized ferrite.




Figure C. Magnetic dipoles aligned under the influence of a magnetic field.




Figure D. Orthogonal field causes dipole to precess.




Figure E. Tuned bandpass filter consists of YIG sphere at center of two mutually orthogonal loops.

# SECTION 5

## MAINTENANCE & SERVICE

### 5-1. GENERAL

5-2. This section provides instructions, procedures, and information necessary to maintain, troubleshoot, and repair the 350D/351D Autohet Counter.

### 5-3. FUSE REPLACEMENT

5-4. The counter uses one fuse, located on the rear panel. For proper operation, use only the fuse specified below; do not increase fuse rating or change fuse type. Set 115/230 slide switch on rear panel to match nominal power line voltage.

For 115 VAC operation: use a 1.5A,  
Slow-Blow, 3AB/MDX type fuse.

For 230 VAC operation: use a 0.75A,  
Slow-Blow, 3AB/MDL type fuse.

### 5-5. AIR CIRCULATION

5-6. During operation of the counter, the internal fan draws in cooling air through the vents in the enclosure. If these vents are blocked, the temperature inside the enclosure may rise to the point where counter stability is reduced, and component life shortened.

### 5-7. COUNTER SERVICING

#### 5-8. Recommended Service Procedures:

a. To remove plug-in PC Boards: Ease board out of socket by lifting up on board handles. Remove carefully to avoid placing strain on any connecting cables.

b. To unplug flat ribbon cables: Turn off power to counter. Use an IC Extractor Tool (EIP Part 5000094 or equivalent) to unplug connector.

c. To remove PCB socket locating key: Key must be turned 90° before removal from or re-installation into socket, to avoid contact damage. Use long-nose pliers for removal or insertion.

d. A Troubleshooting Kit (EIP Part 2000005) is available to facilitate adjustments and repairs of the counter. Contents include PCB Extender Cards, IC Removal Tool, Summing Amplifier, adapter cables and connectors.

e. Internal cable and harness routing is shown both on a label attached to the top cover of the counter, and in Figure 9-2.

f. Circuit descriptions of PC Board and modular assemblies are shown on the same pages as the related schematic diagram and component locator in Section 9.

g. Troubleshooting Trees shown later in this section are intended only as a guide, and do not describe every possible failure situation. To speed troubleshooting of a board: replace the board with a known good one.

h. A listing of recommended test equipment for servicing, calibration, and performance testing, is given in Table 5-1. Other equipment may be used provided performance equals or exceeds that listed.

i. A Schematic Diagram of a Summing Amplifier used in certain counter tests, is shown in Figure 5-1. This unit may be constructed by the user, or may be purchased directly from EIP (Part Number 2010050).

### 5-9. Servicing Precautions

a. The Video Amplifier (A204) and the Source/Amplifier (A201) should be replaced rather than being serviced in the field, due to the specialized test equipment and procedures required for recalibration.

b. If Converter Control 2 (A202) is repaired either at EIP or in the field, recalibration in its associated counter will be required for proper counter operation.

#### CAUTION

DO NOT ATTEMPT REPAIR OR DISASSEMBLY OF THE FOLLOWING COMPONENTS: YIG/COMB GENERATOR (A207), MIXER (A205), INPUT ATTENUATOR (A206), OR TIME BASE OSCILLATOR (TCXO OR OVEN OPTION).

### 5-10. FACTORY SERVICE

5-11. If the counter is to be returned to EIP for service or repair, BE SURE TO INCLUDE THE FOLLOWING INFORMATION WITH THE SHIPMENT: \*

- Name and address of owner.
- Model and complete serial number of counter.
- A COMPLETE description of trouble (e.g: under

EQUIPMENT DESCRIPTION	MFR.	MODEL	Section 5 - Service		
			Section 6 - Calibration		Section 7 - Performance
Signal Source:					
(1) 20 Hz - 10 MHz	HP	651B	x		x
(2) 10 MHz - 1 GHz	Wavetek	2001B	x	x	x
(3) 1 GHz - 12.4/18 GHz	S-D	521-series	x	x	x
Oscilloscope (Main Frame)	HP	180C	x	x	
Dual Channel Ampl. (Plug-In)	HP	1801A	x	x	
Delayed Time Base (Plug-In)	HP	1821A	x	x	
Digital Voltmeter (4½ digit)	Dana	4800	x	x	
Power Meter	HP	432B	x	x	x
Thermistor Mount (10 MHz-18 GHz)	HP	8478	x	x	x
Frequency Standard	HP	105A		x	
VLF Comparator	HP	117A		x	
Summing Amplifier *	EIP	2010050*	x	x	
Variable 115 Vac Source	Staco	3PN501			x
Extender Card	EIP	2020021	x	x	
Adapter Cable (SMC to BNC)	EIP	2040015	x	x	
Misc. attenuators, adapters and cables			x	x	x

\* See Figure 5-1.

TABLE 5-1. RECOMMENDED TEST EQUIPMENT




FIGURE 5-1  
SUMMING AMPLIFIER

what conditions did trouble occur? What was the signal level? What associated equipment was attached or connected to the counter? Did that equipment fail too?)\*

d. Name and telephone number of someone familiar with the problem, who may be contacted by EIP for any further information if necessary.

e. Shipping address to which counter is to be returned; include any special shipping instructions.

f. Pack the counter as follows:

(1) Wrap the counter in plastic or heavy kraft paper, and repack in the original shipping container (if still available) using the original packing material.

(2) If the original container and packing material are no longer available, use a heavy (275 lb. test) double-walled carton, with approximately 4" of suitable packing material between the inner and outer walls, with additional packing material as required between the counter and the inner carton. Seal with strong filamentary tape or strapping.

(3) Mark the shipping container to indicate that it contains fragile electronic instruments. Ship to EIP at address shown on title page of this manual.

\* A COUNTER REPAIR AND RETURN FORM IS BOUND INTO THE BACK OF THIS MANUAL. IF THE FORM IS MISSING, PLEASE SUPPLY THE INFORMATION REQUESTED IN THE ABOVE PARAGRAPH.

#### 5-12. TROUBLESHOOTING

#### 5-13. MALFUNCTION AT TURN ON

5-14. If the counter fails to turn on (no display, no fan, etc.), make the following checks:

- a. 115/230 switch at proper setting.
- b. Power cord plugged into counter and into AC power source.
- c. Correct AC power available at source.
- d. Counter fuse good.
- e. POWER switch in "On" position (button depressed and green indicator showing).
- f. PC Boards and connectors are properly engaged.
- g. Counter power supply voltages correct (measured on Counter Interconnect PC Board A113).

#### 5-15. FAILURE TO INDICATE ALL ZEROS

5-16. If counter turns on, but fails to indicate all zeros with no applied signal, CHECK THAT:

- a. No RESOLUTION switches are depressed.
- b. INT/EXT switch is set to INT.
- c. PC Boards and connectors are properly engaged.
- d. Counter Power Supply (A107) voltages correct.
- e. Perform Visual Display Test by pressing TEST and RESET switches simultaneously; display should show "8" in all decade positions.
- f. If counter fails the Visual Display Test, refer to Troubleshooting Tree - Figure 5-2. If counter displays all eights but a digit is missing, refer to Figure 5-3. If the display does not show all zeros when it should, refer to Figure 5-4.

#### 5-17. MALFUNCTION IN SELF TEST

5-18. If counter turns on, but fails to indicate a reading of 10 000 000 (10 MHz) in the TEST mode, CHECK THAT:

- a. Counter indicates all zeros with no applied signal.
- b. PC Boards and connectors are properly engaged.
- c. Counter Power Supply (A107) voltages correct.
- d. Counter passes Visual Display Test (para. 5-16).
- e. Refer to Figure 5-5.

#### 5-19. MALFUNCTION IN BAND IB (10 MHz to 300 MHz)

5-20. If counter fails to read frequency correctly, CHECK THAT:

- a. BAND SELECT switch is in Band IB (10 MHz - 300 MHz position).
- b. A signal is applied to the Band I input connector. The signal level and frequency should be as specified for Band IB.
- c. If signal input is correct, counter should indicate all zeros when signal is removed. If not, refer to paragraph 5-16.
- d. Counter passes Visual Display Test (para. 5-16).
- e. Counter operates correctly in TEST mode. If not, refer to paragraph 5-18.
- f. Refer to Figure 5-6.

5-21. MALFUNCTION IN BAND IA  
(20 Hz to 135 MHz)

5-22. If counter fails to read frequency correctly, CHECK THAT:

- a. BAND SELECT switch is in Band IA (20 Hz - 135 MHz position).
- b. A signal is applied to the Band I input connector. The signal level and frequency should be as specified for Band IA.
- c. If signal input is correct, counter should indicate all zeros when signal is removed. If not, refer to paragraph 5-16.
- d. Counter passes Visual Display Test (para. 5-16).
- e. Counter operates correctly in TEST mode. If not, refer to paragraph 5-18.
- f. Counter operates properly in Band IB.
- g. Refer to Figure 5-7.

5-23. MALFUNCTION IN BAND II  
(100 MHz to 850 MHz)

5-24. If counter fails to read frequency correctly, CHECK THAT:

- a. BAND SELECT switch is in Band II (100 MHz - 850 MHz position).
- b. A signal is applied to the Band II input connector. The signal level and frequency should be as specified for Band II.
- c. If signal input is correct, counter should indicate all zeros when signal is removed. If not, refer to paragraph 5-16.

d. Counter passes Visual Display Test (para. 5-16).

e. Counter operates correctly in TEST mode. If not, refer to paragraph 5-18.

f. Prescaler PC Board (A109) connector and co-ax cables properly engaged.

g. Counter operates properly in Band IB.

h. Refer to Figure 5-8.

5-25. MALFUNCTION IN BAND III  
(825 MHz to 12.4/18 GHz)

5-26. If counter fails to read frequency correctly, CHECK THAT:

- a. BAND SELECT switch is in Band III (825 MHz - 12.4/18 GHz position).
- b. A signal is applied to the Band III input connector. The signal level and frequency should be as specified for Band III.
- c. If signal input is correct, counter should indicate all zeros when signal is removed. If not, refer to paragraph 5-16.
- d. Counter passes Visual Display Test (para. 5-16).
- e. Counter operates correctly in TEST mode. If not, refer to paragraph 5-18.
- f. Counter operates properly in Bands I and II.
- g. Converter Control (A202 and A203) PC Board connectors and co-ax cables are properly engaged.
- h. Refer to Figure 5-9.






FIGURE 5-2  
VISUAL DISPLAY TEST  
TROUBLESHOOTING TREE




FIGURE 5-3  
MISSING DIGIT  
TROUBLESHOOTING TREE





FIGURE 5-3  
TROUBLESHOOTING TREE



\* TO PREVENT DAMAGE TO THE INTEGRATED CIRCUIT, IT IS RECOMMENDED THAT THE IC BE REMOVED FROM ITS SOCKET, THE PARTI-CULAR OUTPUT PIN BENT OUTWARD SO AS NOT TO BE INSERTED, AND THE IC REPLACED IN THE SOCKET. MOMENTARY CONTACT IS THEN MADE TO THE SOCKET PIN ON THE BACK OF THE PC BOARD, NOT TO THE IC PIN.


CHECK 10MHz SCHMITT A105Q1-Q4 CHECK FOR ECL LEVEL 10MHz SIG-NAL AT A105Q4 PINS 4 AND 13. CHECK U8 PIN 2 FOR 10MHz TTL LEV-EL PULSES (>30 ns). CHECK = 2 OUTPUT AT U2 PIN 12 (5 MHz). CHECK = 4 OUTPUT AT U7 PIN 12 (2.5 MHz) CK INTERCONNECTIONS.

CHECK A108 (REF OSC BUFFER) & IN-TERCONNECTIONS

CHECK = 100 CKT A101U1, U5, U11. REPLACE DEFEC-TIVE PARTS.

CHECK = 16 CKT A101U2 & U6.

FIGURE 5-4  
NON-ZERO DISPLAY  
TROUBLESHOOTING TREE






FIGURE 5-8  
BAND II  
TROUBLESHOOTING TREE

NOTE 1: TROUBLESHOOTING OF A106 REQUIRES USE OF A SAMPLING OSCILLOSCOPE WITH A 1 GHz OR GREATER BANDWIDTH. CARE MUST BE EXERCISED TO LOAD CIRCUIT JUNCTION LIGHTLY. MAXIMUM PROBE CAPACITANCE: 1 PF. MINIMUM RESISTANCE: 500 OHMS.





FIGURE 5-7  
BAND IA  
TROUBLESHOOTING TREE





UN  
C  
S.  
O  
EC  
ON  
UL






FIGURE 5-5  
SELF TEST  
TROUBLESHOOTING TREE



NOTE 1: TROUBLESHOOTING OF A106 REQUIRES USE OF A SAMPLING OSCILLOSCOPE WITH A 1 GHz OR GREATER BANDWIDTH. CARE MUST BE EXERCISED TO LOAD CIRCUIT JUNCTION LIGHTLY. MAXIMUM PROBE CAPACITANCE: 1 PF. MINIMUM RESISTANCE: 500 OHMS.

FIGURE 5-6  
BAND IB  
TROUBLESHOOTING TF









FIGURE 5-9  
BAND III  
TROUBLESHOOTING TREE

# SECTION 6

## ADJUSTMENTS & CALIBRATION

### 6-1. GENERAL

6-2. This section describes the procedures to be followed in order to correctly adjust the 350D/351D Autohet Counter. In general, adjustments should be made only if the instrument is not operating within specifications, or following replacement of components. Test equipment required is specified in Table 5-1. If adjustments do not result in specified performance, refer to Section 5.

#### IMPORTANT

Many adjustments are dependent upon previous ones. It is essential that care be taken to perform adjustments in exactly the order presented below. Adjustment locations are shown in Figure 6-1.

### 6-3. POWER SUPPLY ADJUSTMENT

6-4. Prior to any power supply adjustments, the instrument should be allowed to warm-up for at least 20 minutes. All voltages are measured on Counter Interconnect Board A113. Adjustments are made according to the following procedure:

- a. Connect DVM to GND on A113.
- b. Measure +12 V output. Adjust A107R7 until output is  $+12.000 \pm .010$  V.
- c. Measure +5 V output. Adjust A107R15 until output is  $+5.000 \pm .010$  V.
- d. Measure -12 V output. Adjust A107R21 until output is  $-12.000 \pm .010$  V.
- e. Measure -5.2 V output. Adjust A107R31 until output is  $-5.200 \pm .010$  V.

### 6-5. BAND I ADJUSTMENTS (20 Hz to 300 MHz)

No Band I adjustments are required.

### 6-6. BAND II ADJUSTMENTS (100 MHz to 850 MHz)

- a. Threshold:
  - (1) Set BAND SELECT switch to the 100 MHz - 850 MHz position.
  - (2) Connect a 100 MHz, -20 dBm CW signal to the Band II input connector. Set A109R41 (on Prescaler) to maximum sensitivity.
  - (3) Reduce signal level until counter just begins to miscount.
  - (4) Adjust A109R41 until the reading just drops to all zeros.

### 6-7. BAND III ADJUSTMENTS (825 MHz to 12.4/18 GHz)

- a. For all the following tests, BAND SELECT switch should be set to the 825 MHz - 12.4/18 GHz position.
- b. Video Detector Gain (see also Paragraph 6-7g.):
  - (1) Disconnect cable from output of Video Amplifier (A204J2).
  - (2) Connect a 150 MHz CW signal at -6 dBm to Cable A203P2 (W21).
  - (3) Connect DVM to Converter Control 1 Test Point A203TP6.
  - (4) Adjust A203R41 for  $340 \pm 20$  millivolts.
  - (5) Reconnect cable to A204J2.
- c. In-Band Detector switching point:
  - (1) Disconnect cable from A204J2.
  - (2) Connect sweep generator to A203P2. Set controls as follows:

Sweep	265 MHz downward to 235 MHz
Level	0 dBm
Markers	Every 10 MHz

111  
CTI  
-1  
. IS  
Y C

EP  
EP




FIGURE 6-1  
CALIBRATION  
ADJUSTMENT  
LOCATOR

(3) Connect dual trace oscilloscope as follows:

Horizontal	To sweep generator
Ch. A	A203TP4 via vertical output on sweep generator.

(4) Adjust A203R21 so the switching spike is coincident with the 250 MHz marker as shown in Figure 6-2.

(5) Reconnect cable to A204J2.




FIGURE 6-2  
IN-BAND DETECTOR SWITCHING POINT

(8) Terminate Band III input connector in 50 ohms (a 6 dB or greater pad is adequate).

(9) Adjust potentiometers on A202 (Converter Control 2) so the maximum comb line amplitude does not vary appreciably from the levels shown in Table 6-1.

(10) Remove the 6 dB terminating pad from the Band III input connector.




FIGURE 6-3  
TYPICAL COMB LEVEL ADJUSTMENT

d. Preliminary Comb Leveling, Bias, and Threshold:

(1) Unplug Source/Amplifier power plug A208J1.

(2) Connect a 3 dB pad to the Band III input connector. Apply a +3 dBm, 1.0 GHz, square-wave modulated signal to the pad.

(3) Observe the square-wave signal at A204TP1.

(4) Adjust A204R61 until the square-wave at TP1 is 90 to 100 mV in amplitude.

(5) Reconnect Source/Amplifier power plug.

(6) Connect dual trace oscilloscope as follows:

Ch. A	A204TP1 (Mixer Detected Output)
Ch. B	A201FL1 (Power Level Control)
Ext Trig.	A203TP8 (CONVERTER RESET)

(7) Set Channel A for DC coupling, 20 mV/cm. Set Channel B for DC coupling, 2 V/cm.

e. YIG Driver Offset and Slope:

For this adjustment a Summing Amplifier capable of providing a variable DC offset is recommended. This may be constructed as shown in the schematic of Figure 5-1. Alternatively, a dual trace oscilloscope with differential inputs (such as HP1200A) may be used by applying the signal to one side of the differential input and a variable power supply to the other.

(1) Connect dual trace oscilloscope as follows:

Ch. A	A203TP6 (Video Detector Output)
Ch. B	A202J3 pin 1 (Ramp) via Summing Amplifier
Ext. Trig.	A203TP8 (CONVERTER RESET)

(2) Ground A203TP1.

(3) Apply a signal of approximately 1.1 GHz at -15 dBm to Band III input.

(4) Depress RESET switch.

(5) With no DC offset applied, adjust Channel B vertical sensitivity so each ramp step is two vertical divisions (approximately 10 mV/div). Set Channel A to 200 mV/div. Set time base to 5 ms/cm and set time base multiplier to X10. Oscilloscope display should appear as shown in Figure 6-4.




FIGURE 6-4  
1 GHz COMB LINE IDENTIFICATION

(6) Reduce the input frequency to 1.0 GHz. When the input frequency is exactly 1 GHz, the center line of the three comb lines on Channel A should null. This identifies the 1 GHz comb line. The 800 MHz comb line is the line preceding the 1 GHz line.

(7) Remove the ground from A203TP1 and place it on A203TP2. Depress the RESET switch.

(8) Adjust YIG Offset A202R72 so the ramp resets at 50% (.8 div) of the fourth ramp step (See Figure 6-5).

(9) Tune slowly from 1 GHz to 18 GHz. As the frequency is changed, adjust the DC offset and the horizontal position control of the oscilloscope to maintain the upper portion of the ramp on the display. Above 10 GHz, the time base will need to be increased to 10 msec/div.

As the frequency is changed, adjust YIG slope with A202R70, so the ramp reset occurs in the range of 40 to 60% of the full step amplitude. At 18 GHz, adjust R60 so reset occurs at 60% of the step amplitude (50% at 12.4 GHz for the 350D).

(10) Recheck YIG Offset A202R72 and readjust at 1 GHz if necessary. If A202R72 is readjusted it will be necessary to reset YIG Slope A202R7 at 18 GHz.




FIGURE 6-5  
YIG DRIVER OFFSET ADJUSTMENT

#### f. YIG Delay Correction

(1) With connections as in paragraph 6.7e, set input frequency to 1 GHz at -15 dBm, and oscilloscope time base control to 10 ms/div., unexpanded.

(2) Adjust YIG Delay Correction A202R4 so display appears approximately as shown in Figure 6-6.

(3) Set time base to variable (approx. 5 ms/div) and externally trigger oscilloscope from A203P1 pin 12 (DAC 2 ENABLE). Adjust oscilloscope time base so DAC 2 ramp occupies the full screen.




FIGURE 6-6  
YIG DELAY CORRECTION 1






FIGURE 6-7  
YIG DELAY CORRECTION 2

(4) Adjust A202R16 so the 50% point of the leading edge of the video pulse occurs one division to the right of center of the DAC 2 ramp as shown in Figure 6-7. Note that the point marked "Ramp Start" is 3 ms after DAC 2 ENABLE, and that the point marked "Ramp Center" is not the center of the display.

(5) Tune to 18 GHz (12.4 on 350D) and observe position of leading edge with respect to DAC 2 "Ramp Center". This should be approximately one division to the left of "Ramp Center".

(6) If necessary readjust A202R16 until the leading edge of the video pulse is the same distance to the right of "Ramp Center" at 1 GHz, as it is to the left of "Ramp Center" at 18 GHz.

#### g. Optional Video Detector Gain Adjustment

The procedure given in paragraph 6-7b is approximate and will not necessarily result in the best possible instrument sensitivity. Since this adjustment determines the minimum level from the Video Amplifier to which the Converter will lock, proper adjustment is important where optimum sensitivity is required. The following optional procedure will result in optimum sensitivity. Regardless of whether this step is performed, paragraph 6-7b should be performed in its proper sequence.

A stable source within the Band III frequency range and with variable output power is required. Short term stability should be 1 kHz or better.

(1) Set source power level to -20 dBm.

(2) Observe frequency indication.

(3) Reduce input power slowly while frequently pressing the RESET switch. At some power level counter will fail to lock.

(4) Increase power slightly so that counter just achieves LOCK and a frequency is displayed.

(5) Displayed frequency should be correct (no reduction in indicated frequency). Increase Video Detector gain (adjust A203R41), and repeat steps (3) and (4) until an erroneous count is obtained.

(6) Once an erroneous count is obtained, begin decreasing Video Detector gain and repeat steps (3) and (4) until frequency indication is either correct or zero (no LOCK) as power level is varied and counter is reset.

#### h. Final Comb Leveling/Bias:

The most important function of Comb Leveling is to insure that spurious mixing products (due to doubling of the comb frequency within the Mixer), do not cause erroneous readings. Thus the final leveling procedure insures that maximum output due to these mixing products are below the lock threshold.

(1) Connect oscilloscope as follows:

Ch. A	A203TP6 (Video Detector output)
Ch. B	A201FL1 (Power Level Control)
Ext. Trig.	A202P1 pin 12 (CONV. RESET)
Time Base	2 ms/div

(2) Ground A203TP1.

(3) Apply a 1.5 GHz signal at +7 dBm and observe the Video Detector signal.

(4) Slowly tune the frequency upward. At some frequencies, a spurious output corresponding to approximately one half the input frequency will be visible.

(5) As the frequency is varied from 1.5 to 18 GHz, adjust the appropriate controls listed in Table 6-1 so no spurious signal has an amplitude in excess of 300 mV. Refer to Figure 6-8 for a typical display. (Vary oscilloscope time base setting as necessary to keep the the display on the screen.)

ADJUST- MENT	COMB LINE AFFECTED (GHz)	NOMINAL MAXIMUM LEVEL	
		350D	351D
A202R49	1.0, 1.2	60 mV	60 mV
A202R86	1.4, 1.6, 1.8	60 mV	60 mV
A202R50	2.0, 2.2, 2.4, 2.6, 2.8	60 mV	60 mV
A202R51	3.0, 3.2, 3.4, 3.6, 3.8	60 mV	60 mV
A202R52	4.0, 4.2, 4.4, 4.6, 4.8	60 mV	60 mV
A202R53	5.0, 5.2, 5.4, 5.6, 5.8	60 mV	60 mV
A202R54	6.0, 6.2, 6.4, 6.6, 6.8	60 mV*	60 mV
A202R55	7.0, 7.2, 7.4, 7.6, 7.8	No Max	60 mV
A202R56	8.0, 8.2, 8.4, 8.6, 8.8	No Max	60 mV
A202R57	9.0, 9.2, 9.4, 9.6, 9.8	No Max	60 mV**

\* 6.0 and 6.2 GHz only      \*\* 9.0 GHz only

NOTE: Additional leveling (if required) obtained by selective addition of R83-96 and R112-121.

TABLE 6-1  
COMB LEVEL ADJUSTMENTS

CAUTION: Do not attenuate comb lines more than absolutely necessary to maintain maximum spurious outputs of 300 mV. Comb line power relates directly to sensitivity.

#### 6-8. TIME BASE CALIBRATION

##### IMPORTANT

The precision of time base calibration directly affects overall counter accuracy. Reasons for recalibration, and procedures to be used, should be thoroughly understood before attempting any readjustment.

6-9. The fractional frequency error in the frequency indicated by the counter, is equal to the negative of the fractional frequency error of the Time Base Oscillator with respect to its true value. That is:

$$\frac{\Delta f_s}{f_s} = - \frac{\Delta f_t}{f_t}$$

where  $f_s$  is the true frequency of the measured signal and  $f_t$  is the true frequency of the Time Base Oscillator. Thus the inaccuracy associated with a frequency measurement, is directly related to the quality of the Time Base Oscillator, and a measure of the precision with which it was originally adjusted.




FIGURE 6-8  
COMB FREQUENCY HARMONIC GENERATION

## 6-10. TCXO CALIBRATION

6-11. The standard time base oscillator used in the counter is a temperature-compensated crystal oscillator: a TCXO (A116). The highest and lowest actual measured frequencies of this oscillator will differ by no more than 2 parts in  $10^6$  if the temperature is varied slowly from  $0^\circ$  to  $+50^\circ\text{C}$ . Therefore, an indicated measurement will exhibit the same fluctuation even though the signal being measured is not changing. To center this fluctuation on the true value of the measured signal, each TCXO has imprinted on its side, the frequency to which it must be set at  $+25^\circ\text{C}$ . The calibration procedure for this adjustment is described in Paragraphs 6-15 through 6-17.

6-12. At approximate room temperature ( $+25^\circ\text{C}$ .), the slope of the frequency vs. temperature curve, is normally no worse than  $-1 \times 10^{-7}$  parts per  $^\circ\text{C}$ . Therefore, if the counter is used in an ordinary laboratory environment, the TCXO may be set as close to 10 000 000 Hz as desired. In this environment, a peak-to-peak temperature variation of  $5^\circ\text{C}$ . will result in a measured signal error due to oscillator temperature characteristics of no more than  $\pm 2.5 \times 10^{-7}$  parts. Refer to Paragraphs 6-23 through 6-26 for a recommended adjustment procedure.

6-13. Another source of inaccuracy in the measured signal due to the Time Base Oscillator originates in the natural aging characteristic of the crystal. Aging refers to the long term, irreversible change in frequency, generally in the positive direction, which all quartz oscillators experience. The magnitude of this frequency fluctuation in the TCXO is specified to be less than  $3 \times 10^{-7}$  parts per month. This may be expected to improve in time to be no worse than  $1 \times 10^{-6}$  parts per year in continuous service.

6-14. Error due to aging adds directly to error due to temperature perturbations. Thus the frequency of recalibration is dependent upon the overall accuracy requirement of the counter and its environment. For example: If the counter is subjected to the full operating temperature range, and initially adjusted properly, then one month later, the inaccuracy over temperature could be expected to vary from  $+1.3 \times 10^{-6}$  parts, to  $-0.7 \times 10^{-6}$  parts.

## 6-15. TCXO CALIBRATION PROCEDURE

### NOTICE

For both TCXO recalibration methods:  
Remove top cover of counter. Connect counter to reliable power source. Note ambient temperature.

## 6-16. METHOD 1:

- a. Measure the frequency of the TCXO at the rear panel 10 MHz IN/OUT connector, with a second counter of known calibration accuracy.
- b. Adjust the TCXO if necessary, by turning the calibration screw on the TCXO case until the measured frequency is the same as that shown on the TCXO calibration label.

## 6-17. METHOD 2:

- a. Apply a 10 000 000 Hz signal from a frequency standard or other oscillator of suitable accuracy and stability to the Band I input of the counter. All RESOLUTION switches should be set to display all the digits including the 1 Hz digit.
- b. Adjust the TCXO until the indicated reading on the counter is offset from 10 000 000 Hz by the negative of the frequency shown on the TCXO. For example: If the TCXO calibration label shows a frequency of 10 000 003 Hz, adjust the TCXO until the displayed reading shows 9 999 997 Hz.

## 6-18. OVEN STABILIZED OSCILLATOR CALIBRATION

6-19. If one of the Oven Stabilized Oscillator options is installed in the counter (see Section O), the effects of temperature perturbations and aging must still be considered, although the magnitude of these inaccuracies associated with each oscillator are greatly reduced.

6-20. Full benefit of the Oven Stabilized Oscillator characteristics can only be realized if the Oscillator is running continuously: that is, with the counter always connected to a source of AC power. Under these conditions, the perturbations in frequency will generally be in the positive direction for either an increase or decrease in temperature from  $+25^\circ\text{C}$ . The aging characteristic is also generally in the positive direction.

6-21. The frequency of readjustment of the Oven Stabilized Oscillator is determined by the level of accuracy required. A method of adjusting the oscillator to an inaccuracy of less than  $1 \times 10^{-9}$  parts, relative to a standard, is given in Paragraphs 6-22 through 6-26.

## 6-22. OVEN STABILIZED OSCILLATOR TEST PROCEDURE

NOTE: This procedure is also usable with the TCXO under the conditions described in Paragraph 6-12.

## 6-23. TEST EQUIPMENT REQUIRED:

See Table 5-1.

6-24. Figure 6-9 shows the test set-up for determining the frequency of the Oven Stabilized Oscillator (A112). The frequency inaccuracy, relative to a standard, is determined by observing the drift of the oscilloscope pattern. The fractional frequency offset is computed from:

$$\frac{T_{\text{drift of zero crossing}}}{T_{\text{observation time of drift}}} = \frac{\Delta f}{f}$$

For example: If the pattern drifts at a rate of .01 micro-second every 10 seconds, the frequency is in error by 1 part in  $10^9$ .




FIGURE 6-9  
TIME BASE CALIBRATION

6-25. All frequency checks and adjustments should be made only after the Oven Stabilized Oscillator has been connected to its operating power supply for 24 hours. If the oscillator has been disconnected from its power source for more than 24 hours, it may require 72 hours of continuous operation to achieve the specified frequency aging rate (refer to paragraph 7-12).

6-26. TO MEASURE OSCILLATOR FREQUENCY:

- a. Connect the counter's internal oscillator output signal from the 10 MHz IN/OUT connector (on the rear panel of the counter) to the vertical input of the oscilloscope.
- b. Trigger oscilloscope externally with the frequency standard. The VLF Comparator is used to determine the absolute frequency of the standard.
- c. Set oscilloscope sweep rate to  $0.1 \mu \text{ sec/cm}$  and expand X10; this results in a sweep rate of  $.01 \mu \text{ sec/cm}$ .
- d. Adjust oscilloscope vertical controls for maximum gain.
- e. Determine the frequency difference (see para. 6-24).
- f. Horizontal drift of oscilloscope display in  $\mu \text{ sec/sec}$ , is a measure of the difference between the frequency standard and the counter oscillator frequency. If the difference is excessive for the desired counter application, vary the TIME BASE ADJUST control on the rear panel of the counter until the pattern stops drifting.  
NOTE: For highest accuracy, the counter should be operated for 72 hours prior to adjustment.

6-27. Instrument calibration is now complete.

# SECTION 7

## PERFORMANCE TESTS

### 7-1. GENERAL

7-2. The purpose of this section is to enable the user to verify that the counter meets specifications over the entire frequency range.

### 7-3. VARIABLE LINE VOLTAGE

7-4. During the performance tests the 350D/351D should be connected to the power source through a variable voltage device so that line voltage may be varied  $\pm 10\%$  from nominal (115 or 230 Vac) to assure proper operation of the counter under various supply conditions.

### 7-5. RECOMMENDED TEST EQUIPMENT

7-6. See Table 5-1 for recommended test equipment. Other equipment may be used provided that performance is equal to, or better than, that listed in the table.

### 7-7. PERFORMANCE TESTS

#### 7-8. RANGE AND SENSITIVITY — BAND IA (20 Hz to 135 MHz)

a. Set controls as follows:

(1) SAMPLE RATE: Fully counter-clockwise.

(2) BAND SELECT switch: 20 Hz - 135 MHz position.

(3) TIME BASE switch: Set to INT.

b. Connect signal source output to Band I input via 50 ohm shunt feedthru resistor (to terminate source).

c. Set signal level to 25 mV rms (-19 dBm into 50 ohms).

d. Vary signal from 20 Hz to 135 MHz (changing signal source as required). Counter should display correct input frequency.

#### 7-9. RANGE AND SENSITIVITY — BAND IB (10 MHz to 300 MHz)

a. Set controls as follows:

(1) SAMPLE RATE: Fully counter-clockwise.

(2) BAND SELECT switch: 10 MHz - 300 MHz position.

(3) TIME BASE switch: Set to INT.

b. Connect signal source output to Band I input.

c. Vary signal frequency from 10 MHz to 300 MHz at -20 dBm (22 mV rms) power level. Counter should display correct input frequency.

#### 7-10. RANGE AND SENSITIVITY — BAND II (100 MHz to 850 MHz)

a. Set controls as follows:

(1) SAMPLE RATE: Fully counter-clockwise.

(2) BAND SELECT switch: 100 MHz - 850 MHz position.

(3) TIME BASE switch: Set to INT.

b. Connect signal source output to Band II input.

c. Vary signal frequency from 100 MHz to 150 MHz at -15 dBm (40 mV rms) power level. Counter should display correct input frequency.

d. Change level to -20 dBm (22 mV rms). Vary frequency from 150 MHz to 850 MHz. Counter should display correct frequency.

#### 7-11. RANGE AND SENSITIVITY — BAND III (825 MHz to 12.4/18 GHz)

a. Set controls as follows:

(1) SAMPLE RATE: Fully counter-clockwise.

(2) BAND SELECT: 825 MHz - 12.4 (or 18) GHz position.

(3) TIME BASE switch: Set to INT.

b. Connect leveled source output to Band III input.

c. Vary signal frequency from 825 MHz to 12.4/18 GHz at the following levels:

825 MHz - 1.1 GHz	-25 dBm (12 mV rms)
1.1 GHz - 12.4 GHz	-30 dBm (7 mV rms)
12.4 GHz - 18.0 GHz	-25 dBm (12 mV rms)

Counter should display correct input frequency.

# SECTION 8

## PARTS LISTS

### 8-1. GENERAL

8-2. This section contains information helpful in ordering replacement parts for this counter. Four tables provide sufficient information for identifying a part and obtaining a replacement, either from EIP or from the manufacturer.

### 8-3. LIST OF TABLES

a. Table 8-1, REFERENCE DESIGNATORS/ABBREVIATIONS: Lists abbreviations used as schematic reference designators, and in parts list descriptions. Note that some components have two distinct "codes" identifying that part. For example: an integrated circuit is identified on schematics as "U"; but in the parts lists as "IC".

b. Table 8-2, LIST OF MANUFACTURERS: Provides a listing of manufacturers names and addresses, and their Federal Supply Code for Manufacturers (FSCM) number. The FSCM number (or an equivalent) is used in the parts lists as the guide to the manufacturer (or supplier) of the part.

c. Table 8-3, MASTER PARTS LIST: This list has an entry for each separate replaceable part used in the counter. Entries are arranged by EIP Part Number and

contain a part description plus the manufacturer's part and FSCM number. This table is used with Table 8-4 to completely identify a component part.

d. Table 8-4, REPLACEABLE PARTS LIST: This table provides a detailed component parts listing for all PC boards and assemblies where the parts or components are field replaceable. NOTE: Certain assemblies cannot be field repaired, but must be returned to EIP for service. This table is arranged first by Assembly number (A101, A102, etc.), then by the schematic reference designator (if any) associated with the assembly. Parts identical to those listed earlier for that assembly are identified in the column headed "SAME". The EIP Part Numbers refer to those referenced in Table 8-3.

### 8-4. TO ORDER REPLACEMENT PARTS:

a. Send order directly to EIP at the address shown on the title page of this manual.

b. Specify the EIP Part Number, Reference Designator (if any), and a brief description of the part.

c. For parts not listed in the Parts List: Specify the function, location, and description of the part required, and the model and serial number of the counter.

TABLE 8-1  
REFERENCE DESIGNATORS AND ABBREVIATIONS

#### REFERENCE DESIGNATORS

A	Assembly
B	Battery
C	Capacitor
CR	Diode
DS	Indicator (display)
F	Fuse
J	Jack (receptacle)
K	Relay
L	Inductor
P	Plug or PCB contacts
Q	Transistor
R	Resistor
S	Switch
T	Transformer
TP	Test Point
U	Integrated Circuit
W	Wire (cable)
X	Socket or Holder
Q1-3	Q1 through Q3
Q1/2	Q1 and Q2 (matched pair)

CER	Ceramic
CNTR	Counter
CNV	Converter
COMP	Composition
CONN	Connector
DI	Diode
ELEC	Electrolytic
FDTH	Feedthrough
FLTR	Filter
FML	Female
GP	General Purpose
IC	Integrated Circuit
INCN	Interconnection PCB
IND	Inductor
K	Kilo ( x 1,000)
LED	Light-emitting diode
M	Meg ( x 1,000,000)
MF	Metal Film
ML	Male

#### ABBREVIATIONS

MP	Mechanical Part
MTCH PR	Matched Pair
PC	Printed Circuit
PCB	PC Board Assembly
PF	Picofarad
PREC	Precision
RSTR	Resistor
S. A. T.	Value or type selected during factory test. Part may not be used.
SW	Switch
TANT	Tantalum
TRIM	Trimmer
UF	Microfarad
UH	Microhenry
VAR	Variable
WW	Wirewound
XFMR	Transformer
XSTR	Transistor

SECTION  
PARTS LIST

FSCM	MFR NAME, ADDRESS, ZIP CODE
01121	ALLEN-BRADLEY CO., SO. MILWAUKEE, WI 53204
02660	AMPHENOL CONNECTOR DIV., BUNKER RAMO CORP., BROADVIEW, IL 60153
04618	AMERICAN PAMCOR INC., PAOLI, PA 19301
04713	SEMICONDUCTOR DIV., MOTOROLA INC., PHOENIX, AZ 85008
05591	GENERAL RESISTANCE DIV., CHRONETICS INC., MT. VERNON, NY 10550
06665	PRECISION MONOLITHICS, SANTA CLARA, CA 95050
07263	FAIRCHILD SEMICONDUCTOR, MOUNTAIN VIEW, CA 94040
09353	C AND K COMPONENTS INC., WATERTOWN, MA 02172
11236	CTS OF BERNE INC., BERNE, IN 46711
11532	TELEDYNE RELAYS, HAWTHORNE, CA 90250
12436	GENERAL DYNAMICS CORP., SAN DIEGO, CA 92112
14099	SEMTECH CORP., NEWBURY PARK, CA 91320
14298	AMERICAN COMPONENTS INC., CONSHOHOCKEN, PA 19428
14433	ITT SEMICONDUCTOR DIV. OF ITT CORP., W. PALM BEACH, FL 33401
20754	KMC SEMICONDUCTOR CORP., LONG VALLEY, NJ 07853
21793	DANA LABORATORIES INC., IRVINE, CA 92664
23880	STANFORD APPLIED ENGINEERING INC., SANTA CLARA, CA 95050
23936	PAMOTOR INC., BURLINGAME, CA 94010
26654	VARADYNE INDUSTRIES, SANTA MONICA, CA 90404
28480	HEWLETT-PACKARD CO., PALO ALTO, CA 94304
32293	INTERSIL INC., CUPERTINO, CA 95014
50522	ELECTRONIC SPECIAL PRODUCTS, MONSANTO CO., CUPERTINO, CA 95014
56289	SPRAGUE ELECTRIC CO., NORTH ADAMS, MA 01247
70903	BELDEN CORP., CHICAGO, IL 60644
71279	CAMBRIDGE THERMIONIC CORP., CAMBRIDGE, MA 02138
71400	BUSSMAN MFG DIV., MCGRAW-EDISON CO., ST. LOUIS, MO 63107
71785	CINCH DIV., TRW ELECTRONIC COMPONENTS, ELK GROVE VILLAGE, IL 60007
72136	ELECTRO-MOTIVE MFG. CO., WILLIAMANTIC, CT 06226
72259	NYTRONICS INC., PELHAM MANOR, NY 10803
72982	ERIE TECHNOLOGICAL PRODUCTS INC., ERIE, PA 16512
73138	HELIPOT DIV., BECKMAN INSTRUMENTS, FULLERTON, CA 92634
75915	LITTELFUSE INC., DES PLAINES, IL 60016
76854	OAK MFG DIV., OAK ELECTRO/NETICS CORP., CRYSTAL LAKE, IL 60014
80031	MEPCO/ELECTRA INC., MORRISTOWN, NJ 07960
80294	INSTRUMENT DIV., BOURNS INC., RIVERSIDE, CA 92506
81349	MILITARY SPECIFICATION
82389	SWITCHCRAFT INC., CHICAGO, IL 60630
86797	ROGAN BROS. INC., SKOKIE, IL 60076
88140	CUTLER-HAMMER INC., LINCOLN, IL 62656
91637	DALE ELECTRONICS INC., COLUMBUS, NE 68601
91836	KINGS ELECTRONICS CO., TUCKAHOE, NY 10707
95275	VITRAMON INC., BRIDGEPORT, CT 06601
96341	MICROWAVE ASSOCIATES, BURLINGTON, MA 01801
98291	SEAELECTRO, MAMARONECK, NY 10544
99800	DELAVAN DIV., AMERICAN PRECISION INDUST., EAST AURORA, NY 14052
	FOLLOWING MFRS DO NOT HAVE FSCM NUMBER
0000A	MOLEX INC., LISLE, IL 60532
0000B	STETTNER-THRUSH, CAZENOVIA, NY 13035
0000C	PLESSEY ELECTRO-PRODUCTS, LOS ANGELES, CA 90066
0000L	R-OHM CORPORATION, IRVINE, CA 92664
0000X	ANY MANUFACTURER OF THIS PRODUCT

TABLE 8-2. LIST OF MANUFACTURERS

EIP P/N	ITEM DESCRIPTION	MFR	MFR PART NUMBER
2010061	ASSY:FRNT END, CONVERTER	EIP	(PN DIO)
2030010-01	OSC,OVENIZED:5X10-9	EIP	
2030010-02	OSC,OVENIZED:1X10-9	EIP	
2030010-03	OSC,OVENIZED:5X10-10	EIP	
2100002	CAP:CHIP .001UF 20% 50V	95275	VJ1210A102MF
2100005	CAP:CHIP 150PF 100V	26654	3BN100S151K
2150001	CAP:CER .001UF 20% 1KV	56289	5GA-D10
2150003	CAP:CER .01UF 20% 100V	56289	TG-S10
2150005	CAP:CER .002UF 20% 1KV	56289	5GA-D20
2150008	CAP:CER .005UF 20% 100V	56289	TG-D50
2150009	CAP:CER .05UF 20% 100V	56289	TG-S50
2150999	CAP:CER-SELECT AT TEST	56289	TG-XXX
2160002	CAP:CER 1.0PF NPO 500V	72982	301000COK0109C
2160004	CAP:CER 10PF NPO 500V	72982	301000COHO100C
2160005	CAP:CER 12PF NPO 500V	72982	301000COGO120C
2160006	CAP:CER 15PF NPO 500V	72982	301000COGO150J
2160007	CAP:CER 18PF NPO 500V	72982	301000COGO180J
2160008	CAP:CER 2.2PF NPO 500V	72982	301000COJ0229C
2160010	CAP:CER 24PF NPO 500V	72982	301000COG0240J
2160013	CAP:CER 4.7PF NPO 500V	72982	301000COHO479C
2160015	CAP:CER 8.2PF NPO 500V	72982	301000COHO829C
2160016	CAP:CER 20PF NPO 500V	72982	301000COG0200J
2160999	CAP:CER-SELECT AT TEST	72982	301000COX0XXX
2200001	CAP:ELEC 1250UF 50V	80031	39CS50GL1251
2200010	CAP:ELEC 8500UF 25V	80031	91S25HA852
2200011	CAP:ELEC 40000UF 15V	80031	91S15JB44
2200012	CAP:ELEC 11000UF 15V	80031	39CS15JP113
2250001	CAP:MICA 10PF 5% 500V	72136	DM15CD100DO
2250002	CAP:MICA 100PF 5% 500V	72136	DM15CD101JO
2250003	CAP:MICA 1000PF 5% 500V	72136	DM15CD102JO
2250005	CAP:MICA 150PF 5% 500V	72136	DM15CD151JO
2250006	CAP:MICA 180PF 5% 500V	72136	DM15CD181JO
2250007	CAP:MICA 2.0PF 25% 500V	72136	DM15CD2R0DO
2250009	CAP:MICA 200PF 5% 500V	72136	DM15CD201JO
2250011	CAP:MICA 220PF 5% 500V	72136	DM15CD221JO
2250012	CAP:MICA 27PF 5% 500V	72136	DM15CD270JO
2250014	CAP:MICA 33PF 5% 500V	72136	DM15CD330JO
2250017	CAP:MICA 47PF 5% 500V	72136	DM15CD470JO
2250018	CAP:MICA 470PF 5% 500V	72136	DM15CD471JO
2250021	CAP:MICA 56PF 5% 500V	72136	DM15CD560JO
2250025	CAP:MICA 68PF 5% 500V	72136	DM15CD680JO
2250026	CAP:MICA 680PF 5% 500V	72136	DM15CD681JO
2250031	CAP:MICA 7.0PF 10% 500V	72136	DM15CD7R0KO
2250999	CAP:MICA-SELECT AT TEST	72136	DM15CDXXXXX
2260001	CAP:MICA 150PF 5% 500V	72136	DM10CD151JO
2300003	CAP:TANT .15UF 35V	14433	TAG20-0.15/35-50
2300008	CAP:TANT 1.0UF 35V	14433	TAG20-1.0/35-50
2300010	CAP:TANT 10UF 16V	14433	TAG20-10/16-50
2300015	CAP:TANT 33UF 10V	14433	TAG20-33/10-50
2300017	CAP:TANT 47UF 6.3V	14433	TAG20-47/6.3-50
2300020	CAP:TANT .10UF 35V	14433	TAG20-.10/35-50
2300021	CAP:TANT 4.7UF 20% 16V	14433	TAG20-4.7/16
2300022	CAP:TANT 22UF 20% 20V	14433	TAG20-22/20-20
2300023	CAP:TANT 33UF 20% 20V	14433	TAG20-33/20
2300025	CAP:TANT 47UF 20% 16V	14433	TAG20-47/16-20
2350001	CAP:TRIM 2-8PF 250V	0000B	10S-T-22-2/8
2350002	CAP:TRIM 5.5-18PF 250V	0000B	10S-T-22-5.5/18
2350003	CAP:TRIM 8-25PF 250V	0000B	10S-T-22-8/25
2350017	CAP,FDTH:RF FILTER,5KPF	04618	859556-1
2350022	CAP:TRIM 5.5-18PF 250V	0000B	10S-T-24-5.5/18
2350024	CAP:FLM .039UF 10% 100V	56289	225P39391WD3
2610010	CONN:JACK,BLKHD,RECPT	98291	51-045-0000
2610017	CONN:PLUG,PC RCPT,STR	98291	52-052-0000
2610018	CONN:JACK,PC RCPT,STR	98291	51-051-0000
2610024	CONN:BNC,BLKHD,TRS FNSH	91836	KC-79-35
2620006	CONN:PC WAFER 6PIN ML	0000A	09-18-5061
2620012	CONN:PC WAFER 9PIN, ML	0000A	09-18-5091
2620014	CONN:PC WAFER 4PIN, ML	0000A	09-60-1041
2620016	CONN:PC WAFER, 6PIN, ML	0000A	09-60-1061
2620018	CONN:PC EDGE 18PIN	04618	1-583407-8
2620019	CONN:PC EDGE 8PIN	04618	583407-9
2620027	JACK:PC .080 PIN FML	71279	3398-01-03
2620029	CONN:PC RT AN,3PIN, ML	0000A	09-66-1031
2620030	CONN:PC RT AN,4PIN, ML	0000A	09-66-1041
2620042	CONN:PC WAFER, 9PIN, ML	0000A	09-60-1091
2620044	CONN:PC WAFER,12PIN, ML	0000A	09-60-1121
2620047	CONN:PC WAFER, 5PIN, ML	0000A	09-60-1051
2630002	SOCKET: 16 PIN,NYLON	0000A	A-4497-16
2630003	SOCKET: 14 PIN,NYLON	0000A	A-4497-14
2630009	SOCKET: 14 PIN IC	71785	14-N-DIP
2640004	CONN 50PIN	02660	57-40500
2640005	RECEPTACLE	82389	EAC-301
2700827	DIODE: 6.2V ZENER	04713	1N827
2704001	DIODE: RECT	04713	1N4001
2704154	DIODE: GEN PURP	07263	1N4154
2704370	DIODE: 2.4V ZENER	04713	1N4370
2704757	DIODE: 51V ZENER	04713	1N4757
2705227	DIODE: 3.6V ZENER	04713	1N5227
2705230	DIODE: 4.7V ZENER	04713	1N5230
2705231	DIODE: 5.1V ZENER	04713	1N5231
2705234	DIODE: 6.2V ZENER	04713	1N5234
2705237	DIODE: 8.2V ZENER	04713	1N5237
2705711	DIODE:HOT CARRIER	28480	1N5711
2710004	DIODE: HOT CARR	07263	FH1100
2710006	DIODE: HOT CARR	28480	5082-2800

TABLE 8-3. MASTER PARTS LIST



EIP P/N	ITEM DESCRIPTION	MFR	MFR PART NUMBER
2710012	DIODE:VOLT VAR CAP	04713	MV109
2710013	DIODE:LO LKGE-DUAL	32293	DX100
2710014	DIODE,MTCH PR:FH1100	EIP	2710004
2710016	DIODE: HOT CARRIER	28480	5082-2835
2710019	BRDG RECT	14099	SBMB1
2710022	DIODE: PIN	96341	MA47110
2710028	BRDG RECT	04713	MDA990-1
2710029	BRIDE RECT	04713	MDA970-1
2710031	DIODE, GRADED:1N960B-01	EIP	2730960
2710033	DIODE: TUNNEL, SWITCHING	20754	G00010C
2720963	DIODE: 12V ZENER	04713	1N963A
2735235	DIODE: 6.8V ZENER	04713	1N5235B
2800004	IC:NUMERIC IND, RED	28480	5082-7730
2800008	LAMP,LED: GREEN	50522	MV5253
2800014	LAMP:LED,YEL DIFFUSED	50522	MV5353
3000937	IC:HEX INVERTER	0000X	937N
3007400	IC:QUAD 2INP NAND GATE	0000X	7400N
3007401	IC:QUAD 2INP NAND GATE	0000X	7401N
3007402	IC:QUAD 2INP NOR GATE	0000X	7402N
3007404	IC:HEX INVERTER	0000X	7404N
3007405	IC:HEX INVERTER	0000X	7405N
3007408	IC:QUAD 2INP AND GATE	0000X	7408N
3007411	IC:TRI 3INP AND GATE	0000X	7411N
3007420	IC:DUAL 4INP NAND GATE	0000X	7420N
3007427	IC:TRIPLE 3INP NOR GATE	0000X	7427N
3007432	IC:QUAD 2INP OR GATE	0000X	7432N
3007442	IC:BCD/DEC DECODER	0000X	7442N
3007447	IC:BCD/7SEG DECODER	0000X	7447N
3007454	IC:4WIDE 2INP AOI GATE	0000X	7454N
3007473	IC:DUAL J-K F/F	0000X	7473N
3007475	IC:QUAD LATCH	0000X	7475N
3007476	IC:DUAL J-K F/F	0000X	7476N
3007490	IC:DECADE COUNTER	0000X	7490N
3007493	IC:4BIT BINARY COUNTER	0000X	7493N
3008097	IC:HEX BUFFER	0000X	8097N
3008601	IC:RETRIG ONE SHOT	0000X	8601N
3010616	IC:UHF COUNTER-DIVIDE/4	0000C	SP8616B
3010637	IC:UHF BCD DEC CNTR	0000C	SP8637B
3011039	IC:QUAD TRANSLATOR	0000X	1039P
3011408	IC:8-BIT D/A CONVERTER	0000X	1408L6
3014044	IC:PHASE/FREQ DETECTOR	0000X	4044P
3035009	IC:P CHAN MOS DIVIDER	0000X	5009N
3040001	IC:OP AMPL,HI SLEW RATE	06665	OP-01CJ
3040304	IC:VOLT REG	0000X	304
3040305	IC:VOLT REG	0000X	305
3040417	IC:BROAD BAND AMPL	0000X	417
3040555	IC:TIMER,LINEAR	0000X	555V
3040741	IC:OP AMPL	0000X	741CN
3041458	IC:OP AMPL	0000X	1458P1
3041741	IC:OP AMPL,HI SLEW RATE	0000X	1741SCP1
3043049	IC:DUAL/DIFF AMPL	0000X	3049T
3043130	IC:OP AMPL: COS/MOS	0000X	3130S
3072506	IC:DUAL COMPARATOR	0000X	72506N
3074123	IC:TTL/MONOSTABLE MV	0000X	74123N
3074153	IC:DUAL 4/1 MULTIPLEXR	0000X	74153N
3074155	IC:DUAL 2/4LINE DECODR	0000X	74155N
3074157	IC:QUAD 2INP MULTIPLEXR	0000X	74157N
3074176	IC:PRESET DEC COUNTER	0000X	74176N
3074192	IC:DUAL CLOCK W/CLEAR	0000X	74192N
3074196	IC:PST DECADE COUNTER	0000X	74196N
3074393	IC:DUAL 4-BIT BIN CNTR	0000X	74393P
3090002	IC:QUAD 2INP AND GATE	0000X	74H08N
3110105	IC:TRI OR GATE	0000X	10105L
3110131	IC:DUAL D F/F	0000X	10131L
3110138	IC:BI-QUINARY COUNTER	0000X	10138P
3112000	IC:DIGITAL MIXER/TRANS	0000X	12000P
3510001	INDUCTOR: 0.1UH	72259	DD-0.10
3510003	INDUCTOR: 1.0UH	72259	DD-1.00
3510004	INDUCTOR: 0.22UH	72259	DD-0.22
3510005	INDUCTOR: 2.2UH	72259	DD-2.20
3510007	INDUCTOR: .33UH	99800	1025-08
3510008	INDUCTOR: 0.15UH	99800	1025-00
3510010	INDUCTOR: 1.2UH	99800	1025-22
3510011	INDUCTOR: 0.12UH	72259	DD-0.12
3520007	INDUCTOR: 100 UH	99800	1537-76
3900003	RELAY:SIGNAL,DPDT	11532	712-12
4000XXX	RSTR:COMP 5% TOL, 1/8W	81349	RC05GFXXXJ
4000999	RSTR:COMP-SLECT AT TEST	81349	RC05GFXXXJ
4010XXX	RSTR:COMP 5% TOL, 1/4W	81349	RC07GFXXXJ
4010591	RSTR:COMP 5.1 OHMS 5%	81349	RC07GF5R1J
4010596	RSTR:COMP 5.6 OHMS 5%	81349	RC07GF5R6J
4010999	RSTR:COMP-SLECT AT TEST	81349	RC07GFXXXJ
4020XXX	RSTR:COMP 5% TOL, 1/2W	81349	RC20GFXXXJ
4051002	RSTR:PREC 10K OHM 1%	81349	RN55C1002F
4051332	RSTR:PREC 13.3K OHM 1%	81349	RN55C1332F
4052003	RSTR:PREC 200K OHM 1%	81349	RN55C2003F
4053922	RSTR:PREC 39.9K OHM 1%	81349	RN55C3922F
4054992	RSTR:PREC 49.9K OHM 1%	81349	RN55C4992F
4057151	RSTR:PREC 7.15K OHM 1%	81349	RN55C7151F
4057500	RSTR:PREC 750 OHM 1%	81349	RN55C7500F
4061101	RSTR:PREC 1.1K OHM 1%	81349	RN55D1101F
4061472	RSTR:PREC 14.7K OHM 1%	81349	RN55D1472F
4062152	RSTR:PREC 21.5K OHM 1%	81349	RN55D2152F

EIP P/N	ITEM DESCRIPTION	MFR	MFR PART NUMBER
4062261	RSTR:PREC 2.26K OHM 1%	81349	RN55D2261F
4062431	RSTR:PREC 2.43K OHM 1%	81349	RN55D2431F
4062871	RSTR:PREC 2.87K OHM 1%	81349	RN55D2871F
4065621	RSTR:PREC 5.62K OHM 1%	81349	RN55D5621F
4065761	RSTR:PREC 5.76K OHM 1%	81349	RN55D5761F
4068661	RSTR:PREC 8.66K OHM 1%	81349	RN55D8661F
4101003	RSTR:PREC 100K OHM .1%	14298	AME55-C3-1003B
4102003	RSTR:PREC 200K OHM .25%	14298	AME55-C3-2003C
4104003	RSTR:PREC 400K OHM .5%	14298	AME55-C1-4003D
4108002	RSTR:PREC 80K OHM .1%	14298	AME55-C3-8002B
4110003	RSTR:WW 5 OHM 1%	7W 12436	T7(10PPM)
4110004	RSTR:WW 0.5 OHM 3%	2W 91637	RS-2B
4110013	RSTR:WW 0.15 OHM 3%	5W 91637	RS-5
4120004	RSTR:CBN FLM 5.6 OHM 5%	0000L	R25-5.6-5X-1/4W
4120008	RSTR:CBN FLM 9.2 OHM 5%	0000L	R25-8.2-5X-1/4W
4120015	RSTR:CMT FLM 1.24MEG 1%	01121	CC1244F
4120016	RSTR:CMT FLM 2.49MEG 1%	01121	CC2494F
4120017	RSTR:CMT FLM 4.99MEG 1%	01121	CC4994F
4120018	RSTR:CMT FLM 10.0MEG 1%	01121	CC1005F
4130XXX	RSTR:MET OX,100PPM,1/4W	24546	C4/2%/OHMS
4130999	RSTR:MTOX-SLECT AT TEST	24546	C4/2%/XXX
4140030	RSTR:PREC 8K OHM .01%	05591	TYPE 4S8P1S8
4140031	RSTR:PREC 10K OHM .01%	05591	TYPE 4S8P1S8
4140032	RSTR:PREC 20K OHM .025%	05591	TYPE 4S8P1S8
4140033	RSTR:PREC 40K OHM .05%	05591	TYPE 4S8P1S8
4140034	RSTR:PREC 3K OHM .1%	05591	TYPE 4S8P1S8
4140035	RSTR:PREC 8K OHM .1%	05591	TYPE 4S8P1S8
4140039	RSTR:PREC 3.7K OHM .1%	05591	TYPE 4S8P1S8
4150XXX	RSTR:MET OX,100PPM,1/8W	24546	C3/2%/OHMS
4150999	RSTR:MTOX-SLECT AT TEST	24546	C3/2%/XXX
4250001	RSTR:VAR CER 100 OHM	73138	72XWR100
4250003	RSTR:VAR CER 1K OHM	73138	72XWR1K
4250005	RSTR:VAR CER 5K OHM	73138	72XWR5K
4250006	RSTR:VAR CER 10K OHM	73138	72XWR10K
4250008	RSTR:VAR CER 100K OHM	73138	72XWR100K
4250009	RSTR:VAR CER 500 OHM	73138	72XWR500
4250999	RSTR:VAR-SELECT AT TEST	73138	72XWRXXX
4260001	RSTR:VAR CER 10K OHM	80294	3059J-1-103M
4280009	RSTR:VAR WW 500 OHM	73138	89PR-500
4290001	RSTR:VAR 250K/SPDT SW	11236	EF8078/RVF45
4290002	RSTR:VAR 250K/SPDT,WPRF	11236	4P1793RVF-WS321
4500007	SWITCH:P/B,8-STATN (D)	EIP	SRCE CONT DWG
4500008	SWITCH:P/B (PWR IND)	EIP	SRCE CONT DWG
4510001	SWITCH:TOG,SPDT,120V,5A	09353	7101H
4510005	SWITCH:TOG,SPDT,125V,5A	88140	SF1SFX191
4510006	SWITCH:TOG,SPDT,125V10A	88140	SF1WCY191
4520006	SW:SLD,2-OPDT (PWR CHG)	82389	47227LFE
4530008	SWITCH:LEVER (BAND SEL)	76854	555462723-184EA1
4540002	SWITCH,THUMB WHEEL: BCD	23880	900048
4703563	XSTR: NPN	07263	2N3563
4704124	XSTR: NPN GP	04713	2N4124
4704126	XSTR: PNP GP	04713	2N4126
4704258	XSTR: PNP RF	07263	2N4258
4704401	XSTR: NPN	04713	2N4401
4704416	XSTR: N-CHAN JFET	04713	2N4416
4704959	XSTR: PNP RF	04713	2N4959
4705983	XSTR: NPN PWR	04713	2N5983
4705989	XSTR: NPN PWR	04713	2N5989
4710002	XSTR: PNP PWR	04713	MJE370
4710003	XSTR: NPN PWR	04713	MJE520
4710007	XSTR: NPN PWR	04713	MJE371
4710009	XSTR: PNP	04713	MJE350
4710010	XSTR: PNP RF	04713	MPS-H81
4710011	XSTR:GRADED 2N5179-RED	EIP	4705179
4710012	XSTR:GRADED 2N5179-YEL	EIP	4705179
4710013	XSTR:GRADED 2N5179-GRN	EIP	4705179
4710014	XSTR:MTCH PR,2N5179-RED	EIP	4710011
4710015	XSTR:MTCH PR,2N5179-YEL	EIP	4710012
4710017	XSTR:NPN RF SW	04713	MMT3960
4710018	XSTR: PNP AMPL	04713	MPS-L51
4710019	XSTR: PNP AMPL	04713	MPS-D55
4720002	XSTR: NPN RF	04713	2N3866(MOT)
4900002	TRANSFORMER,POWER	EIP	SRCE CONT DWG
4900004	TRANSFORMER,POWER	EIP	SPEC CONT DWG
5000012	FAN,AXIAL,115VAC	23936	8500
5000052	FUSE HOLDER	75915	348877
5000055	TILT BAIL	21793	453458
5000056	KNOB:RND W/INSERT .51D	86797	RB67-0ML.25SHFT
5000060	KEY,POLARIZING,PCB CONN	04618	530030-1
5000079	FUSE: .750A,SB,3AG,250V	71400	MDL-3/4A
5000101	FUSE: 1.5A,SB,3AG,250V	71400	MDX-1-1/2
5000118	KNOB:LEVER SWITCH	76854	3-4464-201
5210023	COVER,ENCL: TOP	21793	453453
5210024	COVER,ENCL: BOTTOM	21793	453454
5220002	PAD,RUBBER:ENCL FOOT	EIP	M/F:5660004
5230002	GUIDE, PCB	EIP	SRCE CONT DWG
5440002	LINE CORD SET, 3-COND	70903	17250

TABLE 8-3. MASTER PARTS LIST

**ASSY A1 COMPONENTS  
(BASIC COUNTER)**

REF	EIP P/N
B1 (FAN)	5000012
F1 (115V)	5000101
F1 (230V)	5000079
J1 (PWR RECPT)	2640005
J2 (OPT 09)	2640004
J3 (OPT 01,06,07)	2640004
J4 (10 MHz)	2610024
J111-112	2610024
J113 (P/O A206)	
SMPL RT KNOB	5000056
TILT BAIL	5000055
TOP COVER	5210023
BTM COVER	5210024
MTG FOOT	5220002
AC PWR CORD	5440002
S1 (POWER)	4500008
S2 (BAND SEL)	4530008
S102 (115/230)	4520006
S103 (INT/EXT)	4510001
T1 (PWR XFMR)	4900004
XF1 (FUSE HLDR)	5000052

**PCB ASSY A101  
COUNT CHAIN 1  
P/N: 2020036**

REF	SAME	EIP P/N
C1		2150003
C2		2300015
C3-4	C1	
C5		2250011
C6-10	C1	
C11-12	C5	
J1		2630003
R1-6		4010332
R7		4010391
R8-11		4010122
R12		4010222
R13-14	R8	
R15-21		4010101
R22	R7	
U1		3007490
U2		3007493
U3		3007402
U4		3007404
U5	U1	
U6	U4	
U7	U3	
U8	U4	
U9	U1	
U10		3007401
U11		3007411
U12	U3	
U13		3007408

U14	U3	
U15		3074176
U16	U4	
U17		3007454
U18		3007400
U19	U3	
U20	U18	
U21		3007405
U22		3007447
U23-24		3007476

**PCB ASSY A102  
COUNT CHAIN 2  
P/N: 2020034**

REF	SAME	EIP P/N
C1		2300015
C2-4		2150003
J1-5		2630003
R1		4010222
R2		4010122
R3	R1	
R4-17		4010101
R18-19	R2	
R20		4010596
R21-23	R2	
U1-2		3007447
U3		3007405
U4		3074176
U5		3007475
U6		3074153
U7	U4	
U8	U5	
U9	U6	
U10	U4	
U11	U5	
U12	U4	
U13	U5	
U14	U6	
U15	U4	
U16	U5	
U17	U6	
U18	U4	
U19	U5	
U20		3007432
U21	U5	

**PCB ASSY A103  
COUNT CHAIN 3  
P/N: 2020051**

REF	SAME	EIP P/N
C1		2150003
C2		2150999

C3	C1	
C4		2300015
C5-6	C1	
C7		2300010
C8	C1	
C9	C4	
C10	C1	
CR1-8		2705711
CR9		2704154
J1-2		2630003
Q1-3		4710012
Q4		4704124
Q5		4704126
Q6	Q1	
Q7	Q5	
Q8		4710003
R1		4010131
R2		4010361
R3		4010200
R4		4010221
R5		4010121
R6		4010431
R7		4010301
R8		4010102
R9		4010222
R10-12	R8	
R13	R9	
R14	R8	
R15		4010330
R16		4010332
R17	R8	
R18		4010471
R19		4010391
R20		4250009
R21		4010821
R22	R8	
U1		3007405
U2		3074196
U3-5		3074176
U6		3007442
U7-10		3007475
U11		3007427
U12		3007454
U13-14		3074153

**PCB ASSY A104  
CONTROL 2  
P/N: 2020010**

REF	SAME	EIP P/N
C1		2150003
C2-3		2300015
C4	C1	
C5		2300010
C6		2150001
C7		2300017
C8-9	C5	
C10-11	C1	

C12-14	C6	
C15	C1	
C16	C6	
CR1-5		2704154
Q1-3		4704126
Q4		4704124
Q5	Q1	
Q6-7	Q4	
Q8-9	Q1	
Q10-15	Q4	
Q16-18	Q1	
Q19	Q4	
R1-3		4010222
R4-6		4010151
R7-9		4010102
R10	R1	
R11		4010681
R12	R1	
R13	R7	
R14	R4	
R15	R1	
R16		4010473
R17	R1	
R18		4010272
R19-20	R1	
R21	R18	
R22		4010103
R23	R18	
R24		4010104
R25-26	R1	
R27		4010101
R28		4010562
R29	R27	
R30	R22	
R31		4010561
R32-33	R7	
R34	R28	
R35	R7	
R36	R11	
R37	R1	
R38	R28	
R39	R22	
R40	R28	
R41	R22	
R42-43	R28	
R44	R22	
R45	R28	
R46	R22	
R47-48	R28	
R49-51	R7	
R52	R11	
R53	R22	
R54	R31	
R55	R7	
R56		4010332
R57-58	R1	
R59-60	R7	
R61-62	R22	
R63	R28	
R64	R1	
R65		4010182

TABLE 8-4. REPLACEABLE PARTS LIST



C8		2300025	R33	R1	R28	R7		R4	4010391
C9	C2		R34	R24	R29			R5-6	4000151
C10		2300008	R35	R25	R30	R1	4010512	R7	4000510
C11		2150001			R31		4010362	R8	4010184
C12	C1		U1-2	3040305	R32		4010621	R9-10	4150390
C13	C2		U3-4	3040304	R33		4010361	R11	4010100
C14	C10				R34		4010431	R12	4010102
C15	C11				R35		4130911	R13	4010681
C16	C2				R36	R7		R14	
C17		2200012			R37	R14		R15-16	R8
CR1-4		2704001	PCB ASSY A108		R38	R1		R17	4051002
CR5		2710028	REF. OSC. BUFFER		R39	R16		R18	4010472
CR6		2710029	P/N: 2020012		R40	R4		R19	4010332
CR7-8	CR1		REF	SAME	EIP P/N	R41	R18	R20	4010562
CR9		2720963				R42	R14	R21-22	4010152
CR10-11	CR1		C1-21		2150003	R43	R20	R23	4010122
CR12	CR9		CR1-5		2704154	R44-45	R21	R24	4000999
J1		2620006				R46		R25-26	4000220
Q1		4710002	J1		2630003	U1		R27	R12
Q2		4705983	J2		2620029			R28	4010999
Q3	Q1		J3		2620012			R29	4010101
Q4		4705989	J4		2620030			R30	R12
Q5		4704126						R31-32	R13
Q6	Q1		Q1-4		4703563	PCB ASSY A109		R33	4010103
Q7	Q2		Q5		4704258	PRESCALER		R34	4010222
Q8	Q5		Q6	Q1	4710011	P/N: 2020019		R35	R1
Q9	Q1		Q7-8	Q5		REF	SAME	EIP P/N	4010331
Q10	Q2		Q9	Q1					
R1		4010680	Q10	Q5		C1		2100005	
R2		4130240	Q11	Q1		C2-5		2100002	
R3		4130821	Q12-13	Q1		C6-7		2250007	
R4		4110012	Q14	Q5		C8-10	C2		
R5	R3		Q15	Q1		C11		2300015	
R6		4061472	Q16	Q6		C12	C2		
R7		4250009	Q17-18	Q1		C13-16		2150003	
R8		4062261	Q19	Q5		C17	C2		
R9		4020430	R1		4010822	C18-21	C13		
R10	R1		R2		4010392	C22-23	C11		
R11		4130200	R3		4010391	C24-25	C13		U1
R12		4130101	R4		4010681	C26-27		2300010	3040417
R13		4110013	R5		4010202	CR1-4		2710016	3010616
R14		4065621	R6	R1		J1		2610018	3040741
R15	R7		R7		4010222	L1		3510008	
R16		4062871	R8		4010751	P1		2040012	
R17		4130123	R9	R5		Q1		4710002	DS1-11
R18	R4		R10	R1		Q2		4704124	2800008
R19		4130911	R11		4010181	Q3		4710003	2800014
R20		4065761	R12		4010270	Q4		4710010	
R21		4250003	R13		4010301	Q5/7		4710015	J1-2
R22		4062431	R14		4010100	Q6	Q2		2040001
R23	R1		R15	R1	4010432	Q7	Q5		
R24		4010101	R16		4010561	Q8	Q2		P1
R25		4010102	R17	R4		Q9-12		4704126	2040013
R26		4130512	R18		4010561	R1		4010221	Q1-7
R27		4110004	R19	R14		R2		4010240	4710019
R28	R19		R20		4010112	R3	R1		R1
R29		4010911	R21-22		4010591				R2
R30	R22		R23		4130103				R3
R31	R7		R24		4130202				R4
R32	R22		R25		4130621				R2
			R26		4130999				R1
			R27		4130431				R2

TABLE 8-4. REPLACEABLE PARTS LIST

R5	R1
R6	R2
R7	R1
R8	R2
R9	4010331
R10	R2
R11	4010681
R12	R2
R13	R11
R14	R9
R15	R2

PCB ASSY A111  
PREAMPLIFIER  
P/N: 2020046

REF SAME EIP P/N

C1	2250018
C2	2150003
C3	2250012
C4	2300017
C5	2300010
C6	C2
C7	2300022
C8-9	2300015
C10-11	C2
C12	2160013
CR1	2735235
CR2-5	2704154
CR6-9	2710016
CR10	CR2
CR11	2710031
FL1-3	2350017
J1	2620027
J2	2610018
K1	3900003
L1-3	(P/O PCB)
Q1	4704126
Q2	4704416
Q3	4710012
Q4	4710010
R1	4010510
R2	4020510
R3	4000105
R4	4010911
R5	4010821
R6	4010105
R7	4010512
R8	4010682
R9	4010100
R10	4010472
R11	4010470
R12	4010181
R13	4010121
R14	R5
R15	4010182
R16	R5

R17	4130102
R18	4130120
R19	4010221
R20	R18
R21	4010331
R22-23	4010102
R24	R17
R25	4130910
R26	4010596
R27	4130101
R28-29	R22
R30	4010511

U1 3043049

PCB ASSY A113  
CNTR INTERCONNECT  
P/N: 2020069

REF SAME EIP P/N

C1	2250011
C2	2300015
CR1-3	2704154
CR4-5	2710004
CR6	2710016
J1	(NOT USED)
J2	2620014
J3	2620044
J4	2620047
J5	2620016
J6	J4
J7-8	2630009
J9-10	J4
J11	J7
Q1	4704124
R1/S9	4290001
R2	(NOT USED)
R3	4010151
R4-5	(NOT USED)
R6	4010750
R7-8	4010222
R9	4010472
R10-13	(NOT USED)
R14	R6
R15	4010332
R16	R10
R17-29	4010242
S1-8	4500007

ASSY A116  
TCXO  
P/N: 2030002

(NO REPLACEABLE  
COMPONENTS)

ASSY A2 COMPONENTS  
(CONVERTER TRAY)

REF EIP P/N  
A2Q1 4710009

PCB ASSY A201  
SOURCE/AMPLIFIER  
P/N: 2020091

REF SAME EIP P/N

C1-2	2150003
C3	2300008
C4	2300015
C5-10	C1
C11	2160016
C12	2160007
C13-15	C1
C16	2350003
C17	2160013
C18	2160006
C19	C1
C20	2250005
C21	C1
C22	2160005
C23	2350001
C24	2160008
C25	2160004
C26-28	C1
C29-30	C22
C31	C11
C32	C1
C33-34	2150001
C35	C16
C36	C17
C37	C18
C38	C1
C39	2250002
C40	2350002
C41-42	2160010
C43-44	C1
C45	C40
C46	C41
C47-49	C1
C50	C39
C51	C1
C52	C40
C53	C41
C54-55	C1
C56	2350022
C57-58	C39
C59-61	C1
C62	2300010

C63	215
C64-66	C1
C67	225
C68	(NOT USE)
C69-80	C1
CR1	271
CR2	270
CR3	271
CR4	CR2
CR5	CR1
CR6-11	CR2
FL1-4	235
J1-3	261
L1-2	(NOT USE)
L3	352
L4	351
L5-6	(P/O PCB)
L7	L4
L8-9	(P/O PCB)
L10	351
L11	351
L12	L4
L13	(P/O PCB)
L14-15	L10
L16	L4
L17	(P/O PCB)
L18-21	L10
L22	351
L23	L4
L24-33	L10
P1	204
Q1-2	470
Q3	471
Q4	471
Q5	Q3
Q6-7	470
Q8	Q3
Q9	Q4
Q10	470
Q11	471
Q12	Q6
Q13-14	Q3
Q15-16	472
Q17	471
Q18-21	Q10
Q22	Q1
R1	401
R2	401
R3	413
R4	413
R5	413
R6	413
R7	R4
R8	R3
R9-11	401
R12	401
R13	401

TABLE 8-4. REPLACEABLE PARTS LIST

		PCB ASSY A202 CONV CONTROL 2 P/N: 2020067					PCB ASSY A203 CONV CONTROL 1 P/N: 2020066		
		REF	SAME	EIP P/N			REF	SAME	EIP P/N
R14					R36				
R15					R37				
R16					R38				
R17-18					R39				
R19					R40-41				
R20					R42				
R21					R43				
R22	R16	C1-3		2150003	R44	R19	C1		2150001
R23		C4		2150008	R45		C2		2160010
R24		C5		2150001	R46	R31	C3-9	C1	
R25		C6		2300020	R47-48		C10-11		2150003
R26		C7	C1		R49-57		C12	C1	
R27		C8		2300008	R58-66		C13		2150005
R28		C9	C5		R67		C14		2250018
R29	R27	C10	C1		R68		C15	C10	
R30	R15	C11		2300010	R69		C16		2350024
R31	R28	C12		2250003	R70		C17		2250021
R32		C13	C1		R71		C18	C10	
R33		C14-15	C11		R72		C19		2300008
R34		C16	C1		R73		C20	C10	
R35	R33	C17		2300015	R74	R68	C21		2300021
R36	R24				R75		C22		2300023
R37		CR1		2700827	R76		C23	C10	
R38		CR2		2704154	R77-78		C24-28	C1	
R39		CR3		2704757	R79-80		C29-30		2250006
R40	R24	CR4		2704001	R81		C31		2160007
R41	R20	CR5-7	CR2		R82	R34	C32		2160005
R42	R21				R83-85		C33-34	C1	
R43	R16	J1-2		2630003	R86	R49	C35-36	C10	
R44	R23				R87-88		C37		2250026
R45	R24	Q1-8		4704401	R89	R49	C38		2150009
R46	R4	Q9		4704124	R90-92		C39		2300003
R47	R21	Q10		4710018	R93	R58	C40	C19	
R48	R39	Q11		4704126	R94-95		C41		2250025
R49		Q12-14	Q1		R96-97	R58	C42	C19	
R50					R98		C43-44	C10	
R51	R17	R1-7		4010272	R99		C45		2300010
R52	R24	R8		4010826	R100	R58	C46	C10	
R53	R33	R9		4010396	R101		C47	C22	
R54	(NOT USED)	R10		4010206	R102	R19	C48-49	C10	
R55		R11		4120018	R103		C50	C22	
R56	R2	R12		4120017	R104		C51-52	C10	
R57-58	R17	R13		4120016	R105	R103	C53	C45	
R59	R24	R14		4120015	R106	R104	C54-56	C10	
R60		R15		4052003	R107				
R61	R24	R16		4250006	R108	R58	CR1		2704154
R62		R17	R1		R109		CR2/3		2710014
R63	R37	R18		4104003	R110	R101	CR4	CR1	
R64	R23	R19		4010103	R111	R19	CR5		2710013
R65		R20	R1		R112-121		CR6		2705231
R66		R21		4102003			CR7		2705227
R67		R22	R19				CR8		2705237
R68		R23	R1				CR9	CR1	
R69	R32	R24		4101003			CR10/11	CR2/3	
R70		R25	R19						
R71		R26	R1		U1		L1		3510003
R72-78	R70	R27		4108002	U2-3		L2	(P/O PCB)	
R79		R28	R19		U4		L3		3510001
R80-81		R29	R1		U5-6		L4-5	(P/O PCB)	
		R30		4140033	U7-9		L6		3510004
		R31		4010123	U10		L7-8	(P/O PCB)	
		R32	R1		U11	U5			
		R33		4140032	U12		P1	(P/O PCB)	
		R34		4010203	U13		P2		2040010
		R35	R1		U14-15	U2	P3		2040011
					U16		P4		
					U17	U10			

TABLE 8-4. REPLACEABLE PARTS LIST

Q1		4710012	R62	R13		C27	C23	R8		401022
Q2		4710010	R63	R53		C28-30	C2	R9		413099
Q3		4710017	R64		4250001	C31	C5	R10	R3	
Q4	Q1		R65-66	R15		C32-35	C2	R11	R4	
Q5		4704124	R67		4010912	C36	C5	R12	R5	
Q6	Q1		R68		4010822	C37-40	C2	R13	R6	
			R69	R21		C41	C5	R14	R7	
R1		4010151	R70		4010303	C42-45	C2	R15	R9	
R2		4010272	R71	R8		C46	C5	R16	R3	
R3		4010101	R72-73	R28		C47	C23	R17	R4	
R4		4010511	R74-75		4057151	C48	C2	R18	R5	
R5		4010270	R76	R39		C49		2300010	R19	413010
R6		4010222	R77		4010133	C50		2160015	R20	R7
R7		4010330	R78	R3		C51		2160014	R21	401051
R8		4010102				C52-55	C2		R22	R9
R9	R7		U1		3041741	C56	C5		R23	R3
R10		4010221	U2		3072506	C57-64	C2		R24	413051
R11		4010271	U3		3040741	C65		2250012	R25	R3
R12	R8		U4		3043130	C66		2250002	R26	401011
R13		4010331	U5	U2		C67	C2		R27	413012
R14		4010750	U6		3074123	C68	C49		R28	401022
R15		4010184	U7		3007473	C69	C2		R29	412000
R16-17		4130103	U8		3007400	C70	C66		R30	R27
R18	R15		U9		3007408				R31	R4
R19	R14		U10-11	U7		CR1-2		2710022	R32	R29
R20		4010332	U12		3007405	CR3-4		2710004	R33	R7
R21		4010622	U13		3043049	CR5	(NOT USED)		R34	R6
R22		4250006	U14	U6		CR6	CR3		R35	R9
R23	R8		U15		3011408	CR7		2704370	R36	R3
R24		4010113	U16		3074393	CR8		2704001	R37	R4
R25	R11		U17		3007420	CR9		2704154	R38	R5
R26		4010363	U18	U6					R39	R6
R27		4010472				FL1	(NOT USED)		R40	R7
R28		4010103				FL2-4		2350017	R41	401010
R29	R8								R42	R9
R30		4010301				J1		2610017	R43	R3
R31-32		4010201				J2-5		2610010	R44	R4
R33		4010182							R45	R5
R34	R27					L1		3510005	R46	R7
R35		4010683				L2		3510001	R47	R19
R36	R28					L3-9	(P/O PCB)		R48	R9
R37		4010152				L10		3510007	R49	R3
R38	R8					L11-20	(P/O PCB)		R50	R4
R39		4010123							R51	R5
R40		4010202				Q1-3		4710011	R52	413082
R41	R28					Q4-5		4710012	R53	401099
R42	R27					Q6-7	Q1		R54	R19
R43	R24		REF	SAME	EIP P/N	Q8	Q4		R55	R24
R44-45	R28					Q9		4710013	R56	413047
R46	R4		C1		2250018	Q10-11		4704124	R57	401012
R47		4010820	C2		2150003	Q12-13		4704126	R58	R24
R48	R31		C3		2160002	Q14	Q10		R59	413015
R49	R5		C4	C2		Q15	Q12		R60	413027
R50	R8		C5		2250006	Q16	Q1		R61	425000
R51-52	R6		C6-9	C2		Q17	Q4		R62	413013
R53		4010510	C10	C5					R63	413010
R54		4010131	C11-14	C2		R1		4130132	R64	413039
R55	R53		C15	C5		R2		4130201	R65-66	R41
R56	R13		C16-19	C2		R3		4130621	R67	401047
R57	R8		C20-21		2250009	R4		4130242	R68	R61
R58	R6		C22	C2		R5		4130560	R69-70	401082
R59		4010751	C23		2150001	R6		4120008	R71	401010
R60-61		4010111	C24-25	C2		R7		4130911	R72-73	401016
			C26	(NOT USED)						



R74 R41  
R75 4130122  
R76 R63  
R77 4130910  
R78 4130163  
R79 R1  
R80 4130222  
R81-82 R63  
R83 4130102  
R84 R52  
R85 4250003  
R86 4130681  
R87 R71  
R88 4068661  
R89 4130912  
R90 4010471  
R91 4130392  
R92-95 4010240  
R96 R90  
R97 4130123  
R98 4130101  
R99 4010680  
R100 R91  
R101 R67  
R102 4130562  
R103 4130752  
R104-105 R8  
R106 4130180  
R107 4130662  
R108 4130303  
R109 4010224  
R110 R64  
R111 R80

U1 3040001  
U2-4 3040741  
U5 3041741

ASSY A205  
MIXER  
PART OF P/N: 2010061

(NO REPLACEABLE  
COMPONENTS)

ASSY A206  
PIN DIODE ATTENUATOR  
PART OF P/N: 2010061

(NO REPLACEABLE  
COMPONENTS)

ASSY A207  
YIG COMB GEN - 350D  
P/N: 2010097-01

YIG COMB GEN - 351D  
P/N: 2010097-02

(NO REPLACEABLE  
COMPONENTS)

PCB ASSY A208  
CONV INTERCONN  
P/N: 2020025

REF	SAME	EIP P/N
J1		2620042
J2		2040027
J3		2620014

PROGRAMMING OPTIONS  
01, 06, 07 (NOTE: THIS  
BOARD IS USED FOR  
THREE OPTIONS; PARTS  
USAGE WILL VARY AC-  
CORDINGLY.

PCB ASSY A115  
PROGRAMMING  
P/N: 2020104

REF	SAME	EIP P/N
C1		2150003
C2		2300015
C3-4	C1	

J1-6		2630003
P1		2640004

R1		4010151
U1-4		3007405
U5		3007408
U6		3007400
U7-9		3074157

OPTION 02: YIG PRESET -  
THUMBWHEEL

REF	EIP P/N
THUMBWHEEL	4540002

OPTIONS 03, 04, 05:

OVENIZED OSCILLATOR  
ASSY A112

REF	EIP P/N
OPT 03	2030001-01
OPT 04	2030001-02
OPT 05	2030001-03

R1 (T/B ADJ) 4260001  
W14 2040009

PCB ASSY A114  
OVEN OSC PWR SUPPLY  
P/N: 2020022

REF	SAME	EIP P/N
C1		2200001
C2		2300010
C3		2250017
C4		2300008

CR1		2710019
CR2-3		2704001

Q1		4710007
----	--	---------

R1		4110004
R2		4062152
R3		4250009
R4		4061101

T1		4900002
----	--	---------

U1		3040305
----	--	---------

OPTION 06: PROGRAM-  
MABLE OFFSETS

PCB ASSY A100  
P/N: 2020033

REF	SAME	EIP P/N
C1		2300015
C2-4		2150003

J1		2630003
----	--	---------

Q1		4704124
----	--	---------

R1-3		4010222
------	--	---------

U1		3007402
U2		3007404

U3-4		3007476
U5		3007408

U6-8		3074192
------	--	---------

OPTION 09: BCD OUTPUT

PCB ASSY A117  
BCD OUTPUT  
P/N: 2020039

REF	SAME	EIP P/N
C1-2		2150003
C3		2300015
C4	C1	

CR1		2704154
-----	--	---------

J1-3		2630003
J4		2620014

P1		2640004
----	--	---------

Q1		4704401
----	--	---------

R1		4010220
R2-3		4010103

U1-8		3000937
------	--	---------


TABLE 8-4. REPLACEABLE PARTS LIST

REF DESIG	SAME	EIP P/N	DESCRIPTION	REF DESIG	SAME	EIP P/N	DESCRIPTION
A108R29		4010512	R:COMP 5.1K	A109R21-22		4010152	R:COMP 1.5K
R30	R1			R23		4010122	R:COMP 1.2K
R31		4010362	R:COMP 3.6K	R24-26		4000220	R:COMP 22
R32	R25			R27	R12		
R33	R26			R28		4010XXX	R:COMP S.A.T.
R34	R27			R29		4010101	R:COMP 100
R35		4010911	R:COMP 910	R30	R12		
R36	R7			R31-32	R13		
R37	R14			R33		4010102	R:COMP 10K
R38	R1			R34		4010222	R:COMP 2.2K
R39	R16			R35		4010221	R:COMP 220
R40	R4			R36		4010331	R:COMP 330
R41	R18			R37	R12		
R42	R14			R38-39	R21		
R43	R20			R40	R33		
R44-45	R21			R41		4250003	R:VAR 1K
A108U1		3007401	IC:NAND GATE	R42	R18		
				R43	R12		
				R44	R18		
A109		2020019	PCB:PRESCALER	U1		3040417	IC:AMPL
C1		210151P	C:CHIP 150PF	U2		3010615B	IC:CNTR/DIV
C2-5		210102P1	C:CHIP 1000PF	A109U3-4		304741CN	IC:OP AMPL
C6-7		2252R0P	C:MICA 2PF				
C8-10	C2						
C11		230330U	C:TANT 33UF	A110		2020004	PCB:DISPLAY
C12	C2			DS1-11		2800004	LED:NUM IND
C13-16		215103P1	C:CER .01UF	DS12-15		2800001	LED
C17	C2						
C18-21	C13			J1-2		2040001	ASSY:CABLE
C22-23	C11			P1		2040013	ASSY:HARNESS
C24-25	C13			Q1-7		4704402	XSTR:PNP GP
C26-27		230100U	C:TANT 10UF	R1		4010471	R:COMP 470
CR1-4		2710016	DI:HDT CARR	R2		4010122	R:COMP 1.2K
J1		2610018	CONN:JACK	R3	R1		
L1		3500015	IND: .25UH	R4	R2		
P1			PART OF PCB	R5	R1		
P2		2040012	ASSY:CABLE	R6	R2		
Q1		4710002	XSTR:PNP PWR	R7	R1		
Q2		4704124	XSTR:NPN GP	R8	R2		
Q3		4710003	XSTR:NPN PWR	R9	R1		
Q4		4710010	XSTR:PNP RF	R10	R2		
Q5/7		4710015	XSTR:MTCH PR	R11		4010681	R:COMP 680
Q6	Q2			R12	R2		
Q7	Q5			R13	R11		
Q8	Q2			R14	R1		
Q9-10		4704126	XSTR:PNP GP	A110R15	R2		
R1		4010151	R:COMP 150	A111		2020002	PCB:PREAMP
R2		4010390	R:COMP 39	C1-2		215103P1	C:CER .01UF
R3	R1			C3		216100P	C:CER 10PF
R4		4010391	R:COMP 390	C4		225471P	C:MICA 470PF
R5-6		4000151	R:COMP 150	C5		225100P	C:MICA 10PF
R7		4000510	R:COMP 51	C6	C1		
R8		4010184	R:COMP 180K	C7-8		230330U	C:TANT 33UF
R9-10		4000390	R:COMP 39	C9-10	C1		
R11		4010100	R:COMP 10	C11		2255R0P	C:MICA 5PF
R12		4010102	R:COMP 1K	C12	C7		
R13		4010681	R:COMP 680	C13-14	C1		
R14	R8			C15-16		230100U	C:TANT 10UF
R15-16		4051002	R:PREC 10K	CR1-4		2704154	DI:GP
R17		4010472	R:COMP 4.7K	J1		2620027	JACK:PC
R18		4010332	R:COMP 3.3K	J2		2610018	CONN:JACK
R19		4010224	R:COMP 220K	A111P1		2040014-01	ASSY:HARNESS
A109R20		4010562	R:COMP 5.6K				





TABLE 8-4. REPLACEABLE PARTS LIST

REF DESIG	SAME	EIP P/N	DESCRIPTION	REF DESIG	SAME	EIP P/N	DESCRIPTION
A111Q1		4703819	XSTR:FET	A201C18		216120P	C:CER 1
Q2		4710010	XSTR:PNP RF	C19	C9		
Q3-4		4710015	XSTR:MTCH PR	C20	C1		
Q5	Q2			C21		2350001	C:TRIM (NOT US
R1		4010510	R:COMP 51	C22			
R2-3		4010105	R:COMP 1M	C23	C3		
R4-5		4010682	R:COMP 6.8K	C24	C9		
R6		4010472	R:COMP 4.7K	C25	C1		
R7		4010272	R:COMP 2.7K	C26-33	C3		
R8		4010471	R:COMP 470	C34		225330P	C:MICA
R9		4000330	R:COMP 33	C35-54	C3		
R10		4010101	R:COMP 100	C55-56		216100P	C:CER 1
R11		4010182	R:COMP 1.8K	C57	C1		
R12		4010821	R:COMP 820	C58	C2		
R13		4000471	R:COMP 470	C59	C1		
R14		4010103	R:COMP 10K	C60-67	C3		
R15		4000331	R:COMP 330	C68		225151P	C:MICA
R16	R13			C69-72	C3		
R17		4280006	R:VAR 10K	C73	C18		
R18	R10			C74-75	C3		
R19	R7			C76	C21		
R20	R8			C77		2162R2P	C:CER 2
A111S1		4520005	(BAND 1 MODE)	C78	C55		
A113		2020038	PCB:CNTR INCN	C79	C3		
C2		230330U	C:TANT 33UF	C80	C18		
CR1-7		2704154	DI: GP	C81	C8		
J2		2620014	CONN: 4 PIN	C82	C18		
J3		2620044	CONN:12 PIN	C83	C8		
J4		2620047	CONN: 5 PIN	C84-87		230100U	C:TANT
J5		2620016	CONN: 6 PIN	CR1		2710006	DI:HOT
J6	J4			CR2-8		2704154	DI:GP
J7-8		2630003	SOCKET:14 PIN	CR9		2710012	DI:VARI
J9	J2			FL1-3		2350017	C:FDTH/
J10	J4			FL4		2350011	C:FDTH/
Q1		4704124	XSTR: NPN GP	FL5-6	FL1		
R1/S9		4290001	(SMPL RATE)	J1		2610010	CONN:JA
R2		4010100	R:COMP 10	L1-2		3500010	IND: 1.
R3		4010151	R:COMP 150	L3			PART OF
R6		4010750	R:COMP 75	L4	L1		
R7-8		4010222	R:COMP 2.2K	L5			PART OF
R14	R6			L6		35000001	IND:0.1
R15		4010332	R:COMP 3.3K	L7	L1		
R16		4010182	R:COMP 1.8K	L8			PART OF
S1-8		4500007	SW: PB 8 STA	L9-11	L1		
A113C1,J1,R4-5,R9-13			(NOT USED)	L12			PART OF
A116		2030002	TCXO: 10 MHZ	L13		3500015	IND:0.1
A2Q1		4710009	XSTR:PNP PWR	L14-29	L1		
A201		2020024	PCB:SRCE AMPL	L30			PART OF
C1		215102P	C:CER .001UF	L31-32	L1		
C2		2350003	C:TRIM 8-25PF	L33			PART OF
C3		215103P1	C:CER .01UF	L34			IND:S.A
C4		2164R7P	C:CER 4.7UF	P1		2040017	ASSY:HA
C5		216150P	C:CER 15PF	Q1		4704416	XSTR:J-
C6	C1			Q2-3		4710012	XSTR:SE
C7	C3			Q4-5		47038662	XSTR:NP
C8		216240P	C:CER 24PF	Q6		4704124	XSTR:NP
C10		2350002	C:TRIM 5.5-18	Q7-10		4704126	XSTR:PN
C11	C8			Q11		4710003	XSTR:NP
C12	C10			Q12-13	Q6		
C13			(NOT USED)	Q14	Q7		
C14		210102P1	C:CHIP .001UF	Q15	Q2		
C15	C8			Q16	Q1		
C16	C9			Q17-18	Q6		
A201C17	C10			Q19-20	Q7		
				A201Q21	Q2		

REF DESIG	SAME	EIP P/N	DESCRIPTION	REF DESIG	SAME	EIP P/N	DESCRIPTION
A202R43		4140032	R:PREC 20K	A202U13		3007400N	IC:NAND GATE
R44		4010203	R:COMP 20K	U14		3007400N	IC:NAND GATE
R45	R9			U15		3007402N	IC:NOR GATE
R46		4140031	R:PREC 10K	U16		3007408N	IC:AND GATE
R47		4010222	R:COMP 2.2K	A202U17-18	U1		
R48		4140030	R:PREC 8K				
R49		4010122	R:COMP 1.2K	A203		2020016	PCB:CNV CNTL
R50		4140029	R:PREC 4K	C1		215103P1	C:CER .01UF
R51-52		40105R6	R:COMP 5,6	C2-5		215102P	C:CER .001UF
R53		4010XXX	R:COMP S.A.T.	C6	C1		
R54	R51			C7	C2		
R55		4140034	R:PREC 3K	C8-9		225181P	C:MICA 180PF
R56		4010152	R:COMP 1.5K	C10		216150P	C:CER 15PF
R57		4054992	R:PREC 49.9K	C11	C1		
R58		4140039	R:PREC 3.7K	C12		2166R8P	C:CER 6.8PF
R59		4010162	R:COMP 1.6K	C13	C2		
R60		4280009	R:VAR 500	C14-17	C1		
R61		4110003	R:WW 5	C18	C2		
R62		4250005	R:VAR 5K	C19		216240P	C:CER 24PF
R63		4053922	R:PREC 39.2K	C20-21	C2		
R64	R55			C22-23	C1		
R65	R57			C24-25	C2		
R66-67		4010391	R:COMP 390	C26	C1		
R68		4010102	R:COMP 1K	C27	C2		
R69	R23			C28		225471P	C:MICA 470P
R70	R41			C29		215202P	C:CER .002
R71		4010392	R:COMP 3.9K	C30		2350015	C:MF .047UF
R72	R51			C31-32	C1		
R73		4010120	R:COMP 12	C33		230R47U1	C:TANT .47U
R74		4010221	R:COMP 220	C34-35	C2		
R75		4010XXX	R:COMP S.A.T.	C36-38	C1		
R76		4010621	R:COMP 620	C39		230R15U1	C:TANT .15U
R77		4010242	R:COMP 2.4K	C40	C1		
R78		4000202	R:COMP 2K	C41-42		2301R0U2	C:TANT 1.0U
R79		4010472	R:COMP 4.7K	C43	C		
R80		4010XXX	R:COMP S.A.T.	C44	C41		
R81	R79			C45-46	C1		
R82		4010XXX	R:COMP S.A.T.				
R83	R62			CR1		2704154	DI:GP
R84		4052002	R:PREC 20K	CR2		2705237	DI:ZENER
R85	R62			CR3	CR1		
R86	R84			CR4/5		2710014	DI:MTCH PR
R87	R62			CR6-7	CR1		
R88	R84			CR8/9	CR4/5		
R89	R62			CR10	CR1		
R90	R84			CR11		2710013	DI:LO-LKGE
R91	R62						
R92		4051622	R:PREC 16.2K	L1		3500001	IND: .1UH
R93	R62			L2-3			PART OF PC
R94	R92			L4		3500012	IND: .22UH
R95	R62			L5-7			PART OF PC
R96	R84			L8		3500010	IND: 1.0UH
R97	R62						
R98	R84			P1			PART OF PC
R99	R44			P2		2040010	ASSY:CABLE
R100		4051002	R:PREC 10K	P3		2040011	ASSY:CABLE
R101		4051212	R:PREC 12.1K				
R102	R92			Q1-2		4710012	XSTR:SELE
R103		4051501	R:PREC 1.5K	Q3		4710010	XSTR:PNP
R104		4010202	R:COMP 2K	Q4		4710017	XSTR:NPN
R105	R104						
U1-3		3040741CN	IC:OP AMPL	R1		4010511	R:COMP 51
U4		30074H21N	IC:AND GATE	R2		4010820	R:COMP 80
U5-6		3007490N	IC:DEC CNTR	R3		4010201	R:COMP 20
U7		3007404N	IC:HEX INVERT	R4-5		4010222	R:COMP 2.
U8		3008280N	IC:DEC CNTR	R6		4010270	R:COMP 27
U9	U7			R7		4010102	R:COMP 1K
U10	U8			R8	R4		
U11	U4			R9		4010751	R:COMP 75
A202U12	U8			A203R10		4010510	R:COMP 51



**FIGURE 9-1**  
**ASSEMBLY LOCATOR**  
**CABLE INTERCONNECTIONS**




⚠ 115V/230V, 50-60Hz  
 ⚡ 28.2VCT 2ADC  
 ⚡ 13.7VCT 6ADC

**FUSE F1**

115VAC:	1.5A SB
230VAC:	.75A SB

ALTERNATE WIRE COLORS SHOWN IN PARENTHESIS



GATE TIME	÷5 COUNT	B	C
1 sec.	5	0	0
100 ms.	4	0	0
10 ms.	3	1	1
1 ms.	2	0	1
	1	1	0
	0	0	0

TABLE 9-3B  
U15 PRESETS

GATE TIME	LATCH - DISPLAY DIGIT POSITION									
	1	2	3	4	5	6	7	8	9	10
	10 GHz	1 GHz	100 MHz	10 MHz	1 MHz	100 kHz	10 kHz	1 kHz	100 Hz	10 Hz
1 sec.	1	2	3	4	5	6	7	8	9	10
100 ms.	1	2	3	4	5	6	7	8	10	11
10 ms.	1	2	3	4	5	6	7	10	11	-
1 ms.	1	2	3	4	5	6	10	11	-	-

NUMBER OF DCU SUPPLYING DATA TO LATCH

TABLE 9-3A  
DISPLAY DIGIT POSITION vs. SUPPLYING DCU

FIGURE 9-3A  
COMPONENT LOCATOR  
COUNT CHAIN 1 (A101)

## COUNT CHAIN 1 (A101)

Count Chain 1 (A101) generates the correct timing sequence and control commands for the multiplex system, provides leading zero blanking of the display, and controls shifting of data from DCU to DCU in the counting chain in response to changes in gate time length.

In addition, A101 accepts the inputs from the front panel RESOLUTION switches, and processes them into control signals for the multiplex system and the Time Base Generator on Control 1 (A105). A101 also contains the third decoder driver for the display.

### Multiplex System Operation

The multiplex system is composed of three individual multiplex channels designated MUX 1, MUX 2, and MUX 3. Each MUX channel includes a four-to-seven line decoder-driver which drives directly segments of the front panel display. MUX 1 controls the four most-significant digits of the display (10 GHz, 1 GHz, 100 MHz and 10 MHz). MUX 2 controls the middle three digits and MUX 3 the four least-significant digits. The input information for MUX 1, 2, and 3 is obtained from the eleven quad-latch units on Count Chains 2 and 3 (A102 and A103).

In order for each multiplex circuit and decoder to drive four digits, the multiplex timing sequence is broken down into four intervals designated Time Frames 1 through 4 (TF1 - TF4). Only one display digit in each channel is illuminated in a given Time Frame, as determined by the display digit selectors. The actual number displayed by the selected digit is determined by segment drive from the decoder-driver which drives all corresponding segments in that channel in parallel. If one of the selected digits is not to be illuminated, its segment drive is canceled by a blanking signal to the appropriate decoder-driver. Table 9-3C shows, for each channel and for each of the gate times, the relationship of the Time Frames to MUX address, the DCU addressed, the display digit selected by the MUX, and whether the drive is enabled.

For each available gate time, Table 9-3A shows the resulting position in the display at which the information from each DCU is presented. The DCUs not displayed in shorter gate times are those removed from the counting chain, as described in the paragraphs on Count Chain 3 (A103).

In addition to blanking digits 9, 10, and 11 of the display (as shown in Table 9-3A), three more digits may be blanked by depressing the appropriate RESOLUTION switches. The gate time remains at 1 ms. in these positions.

The MUX timing sequence is actually three groups of four time frames. The first two groups occur at a rate of 2.5 MHz, the last at 25 kHz. The fast groups are used only to gather zero suppression information; display occurs only during the slow group.

### Multiplex Sequence Generator

Clock pulses for the multiplexer are obtained from a 2.5 MHz clock signal derived from the 10 MHz Time Base

Oscillator (A116 or A112). This signal is processed through a circuit composed of DCUs U1 and U5,  $\pm$ 16 U2, the inverters of U6, and the gates of U11. The "SET 9" inputs of the DCUs are tied together, so that applying a high level to this input causes the 2.5 MHz clock to be fed through the gates to U2 at a 2.5 MHz rate.

With a low "SET 9" the input to U2 is one-hundredth the 2.5 MHz rate, or 25 kHz. The "SET 9" inputs to U1 and U5 are the inverted D output from U2, which is high when U2 is reset. The clock to U2 is then at a 2.5 MHz rate for eight pulses after reset. The D output then switches, and the clock rate drops to 25 kHz for the next four pulses. The A and B outputs of U2, plus their complements, are combined in the four NOR gates of U7 to produce the four MUX timing signals TF1, TF2, TF3, and TF4. The output TF4 is combined with U2 output D, and applied to the J input of flip-flop U23B. The clock to U23 and U24 is the same as the input to U2. The end of the fourth slow clock pulse then triggers U23B which resets U2. The clock pulses then return to the 2.5 MHz rate. The next pulse resets U23B and returns U1, U2, and U5 to their initial states.

The result is to produce a frame consisting of eight MUX time intervals at the 2.5 MHz rate, followed by four at the 25 kHz rate. One extra clock pulse resets the generator. The drive to the front panel display from U10 is gated off by the D output of U2 during the eight fast pulses in this train.

### Count Chain Data Shift Controls

As the length of the Gate Time is varied by changing the front panel RESOLUTION switches, the counting chain on A103 is also modified by removing DCUs from the string. This is described in the Circuit Description of Count Chain 3 (A103). In the 1 Hz RESOLUTION setting (1 sec. Gate Time), all eleven DCUs are in the counting chain. With 10 Hz RESOLUTION (100 ms. Gate Time), the seventh (10 kHz position) DCU is bypassed. With 100 Hz RESOLUTION the seventh and eighth DCUs are bypassed, and with 1 kHz RESOLUTION the seventh through ninth DCUs are bypassed.

As indicated in Table 9-3A, with shorter gate times, the information in the eighth through eleventh DCUs must be shifted into lower numbered latches (7 through 10) to read out and be displayed in the proper front panel position. The data shift controls which accomplish this function are produced in ICs U9, U13, U14, U15, and U16.

To allow the data shift to take place on A103, presettable DCUs are used in the counting chain. The output lines of the eleventh DCU feed the data input lines of the tenth DCU. The tenth DCU feeds data to the ninth DCU, the ninth feeds data to the eighth, and the eighth feeds data to the seventh. When a LOAD DATA command is applied to one of these DCUs, it then loads data from and assumes the same state as the higher numbered DCU to its right. To shift data one place left in the highest five DCUs of the counting chain (DCUs 7 through 11), it is necessary to apply the data LOAD pulses in sequence to DCUs 7, 8, 9, 10, and then a reset pulse to DCU 11 (load zero). If the load pulses were applied simultaneously to all DCUs, they



would all go immediately to zero. The necessary sequence of pulses is produced by a 4-10 line decoder on A103 which is driven by a DCU on A101. The DCU is stepped through states 0 to 9 by a clock input, with the 1, 3, 5, 7, and 9 outputs of the decoder activating the load inputs of DCUs 7, 8, 9, 10, and 11 respectively. Every ten inputs to the data shift DCU on A101 cause the data in the DCUs on A103 to shift left one position.

To place the counting chain data in the proper position after the end of each gate time interval, clock pulses must be applied to the data shift DCU. With 1 second gate time, no pulses are required; with 100 ms. gate time, ten pulses are required; with 10 ms. gate time, 20 pulses; and with 1 ms. gate time, 30 pulses. The number of clock pulses is regulated by presettable DCU U15 and associated gates in U13, U14, and U16.

The  $\div 5$  part of U15 is preset during the gate time to the states shown in Table 9-3B. Data inputs to produce them are the four gate control lines. The  $\div 2$  part of U15 directly controls the gate through which the 2.5 MHz clock is applied to data shift DCU U9. With 1 second gate time, the binary is not preset, and no data shift clock pulses occur. With shorter gate time settings, the  $\div 2$  is set during gate time, with data shift clock pulses occurring after gate time is complete. Every ninth pulse to the data shift DCU (U9) produces an output through AND gate U13 which is applied to the  $\div 5$  input of U15. The input to U15 is combined with the D output in another AND gate, and applied to the  $\div 2$  input. When the  $\div 5$  count reaches zero state, the  $\div 2$  state is also zero, and the data shift clock turns off. Depending upon the  $\div 5$  preset state, either 0, 10, 20, or 30 clock pulses have occurred, and the counting chain data has shifted 0, 1, 2, or 3 places to the left.

Additional gates inhibit the Sequence Generator during data shift. Update Data is also inhibited during this time.

#### Display Selector Drive Generator

This drive is actually the same as the MUX Time Frame signals during the slow scan. The signals TF1 - TF4 provide one input to each of the four NAND gates of U10. The other four inputs are tied together with the D output of U2. This D output is high only after the first eight fast scan signals (first two groups of TF1 - TF4) have occurred, and the slow scan (third group of TF1 - TF4) is taking place. The NAND gate outputs are the inputs to the digit selector drivers on Display Board (A110).

#### Signal Generators for Blanking and Gate Time Controls

These generators operate on the inputs from the six front panel RESOLUTION switches. They are processed in the inverters of U4 and U8, and the NOR gates of U3 and U12, to produce nine output control signals. Five of these are used on A101 principally to control display blanking. The remaining four are used externally, as well as on A101. The four lines, one of which is high for each gate time, are fed to the gate generator on A105, which then determines the gate time. The signals are also fed to Count Chain 3 (A103) where they control the length of the counting chain as the gate time is changed. One of these four signals, plus the remaining five, are used on A101 to control least significant digit blanking by the RESOLUTION switches. Three outputs of U20 produce blanking

signals in Display Driver 2, by combining inputs TF2, TF3, and TF4 with the RESOLUTION signals from U4 and U8. This produces blanking digit 7 (as indicated in Table 9-3C), plus blanking digits 5 and 6 in resolution settings for 100 kHz and 1 MHz resolution. U17 produces the blanking signals in Display Driver 1 (as indicated in Table 9-3C), plus complete blanking signals (TF4) in the 100 kHz and 1 MHz resolution

#### Leading Zero Suppression Circuitry

The portion of A101 related to leading zero suppression is detailed in Figure 9-3C. This function is accomplished in two steps. Initially, the circuit determines if any non-zero data is present in any of the three channels. If a non-zero data is present, it disables the blanking and displays all zero data. If no non-zero data is present, it locates the first channel containing non-zero data.

The most vital portion of the zero suppression circuitry is contained within the decoder-drivers themselves. A zero detection circuit which is enabled by the blanking input (RBI). If RBI is enabled (low), the presence of zero data causes the ripple blanking input (RBI) to be energized (low). The decoder-driver outputs are blanked (low). BI and RBO are internally tied together. BI and RBO serve both as a blanking input (BI) which blanks the digit and an output. Thus, if RBI is enabled, zero data causes BI/RBO to be energized (low), which is equivalent to energizing RBO, which is equivalent to energizing BI. Thus, a digit may be blanked by applying a low-level to BI/RBO, or by the presence of zero data when RBI is enabled.

The first circuit function is to determine if any non-zero data is present in any of the channels. All flip-flops are enabled by the RBI on all decoder-drivers. As the system rapidly scans through its first four Time Frames, any non-zero data in a decoder-driver will be detected by the RBO going high. This in turn enables the output of the corresponding flip-flop. The next timing interval, that flip-flop and disables the RBI of that decoder-driver. At the end of the first multiplex group, the presence of any non-zero data is indicated by a set flip-flop. This flip-flop enables the J input of the following flip-flop, which insures that non-zero data in any decoder-driver will be set in all flip-flops further down the chain to be set in all additional Time Frames.

If all data is zero, then the gating is such as to allow the first eight clock pulse (TF4 of the second fast group) to set the first two flip-flops and enable the third. The next clock pulse then sets the third flip-flop. This then disables the ripple blanking inputs so no blanking will occur for zero data.

The remaining task is to determine the first channel containing non-zero data. Gates are arranged so that the ninth clock pulse will reset the first flip-flop which is in the zero state via the K input, and thus enable the corresponding RBI, prior to the start of the slow scan. The interlocking blanking circuitry will then blank all zeros until the first non-zero data is present.

Gate Time	Sequence Time Frame in MUX Sequence	MUX Address a b	CHANNEL 1			CHANNEL 2			CHANNEL 3		
			DCU Addressed	Display Digit Selected	Drive Enable	DCU Addressed	Display Digit Selected	Drive Enable	DCU Addressed	Display Digit Selected	Drive Enable
1 sec.	TF-1	0 0	1	1	+	5	5	+	8	8	+
	TF-2	1 0	2	2	+	6	6	+	9	9	+
	TF-3	0 1	3	3	+	7	7	+	10	10	+
	TF-4	1 1	4	4	+	11	7	-	11	11	+
100 ms.	TF-1	0 0	1	1	+	5	5	+	9	8	+
	TF-2	1 0	2	2	+	6	6	+	10	9	+
	TF-3	0 1	3	3	+	7	7	-	11	10	+
	TF-4	1 1	4	4	+	8	7	+	8	11	-
10 ms.	TF-1	0 0	1	1	+	5	5	+	10	8	+
	TF-2	1 0	2	2	+	6	6	+	11	9	+
	TF-3	0 1	3	3	+	7	7	-	8	10	-
	TF-4	1 1	4	4	+	9	7	+	9	11	-
1 ms.	TF-1	0 0	1	1	+	5	5	+	11	8	+
	TF-2	1 0	2	2	+	6	6	+	8	9	-
	TF-3	0 1	3	3	+	7	7	-	9	10	-
	TF-4	1 1	4	4	+	10	7	+	10	11	-

TABLE 9-3C  
GATE TIME vs. SEQUENCE TIME FRAME and DCU ADDRESSED

RESOLUTION SWITCH BLANKING








FIGURE 9-3C



I.C. NO.	TYPE	PIN NO.	PIN NO.
U1, U5, U9	DM7490N	10	+5V
U2	DM7493N	10	5
U3, U7, U12, U14, U19	DM7402N	7	14
U4, U6, U8, U16	DM7404N	7	14
U10	DM7401N	7	14
U11	DM7411N	7	14
U13	DM7408N	7	14
U15	DM74176N	7	14
U17	DM7454N	7	14
U18, U20	DM7400N	7	14
U21	DM7405N	7	14
U22	DM7447N	8	16
U23, U24	DM7476N	13	5

034B






### COUNT CHAIN 2 (A102)

A102 is similar to A103, being simply a continuing counting chain that begins on A103. Six DCUs (U4, U7, U10, U12, U15, and U18) combine with DCUs on A103 for a total of eleven in the chain. Each of these six are presettable. They are preset by data lines either from the Converter (when used), or from external inputs when IF Offset is used.

Each of the six DCUs has an associated quad-latch (U8, U11, U13, U16, and U19) to store the DCU information. An additional latch (U21) stores the information from the last DCU on A103 (U1), which does not have a latch on that board. Two sets of multiplexers (U6 and U14) transfer the information from the DCUs to the display drivers. Two decoder-drivers (U10 and U17) convert the four line BCD information from the multiplexers into the seven-line code necessary to drive the segments of the front panel display. Separate decoder-drivers allow the display to be blanked or to display all eights in the Visual Display Test. (Detailed description will be found in the paragraph "Leading Zero Suppression Circuitry".)

FIGURE 9-4A  
COMPONENT LOCATOR  
COUNT CHAIN 2 (A102)



IC NO.	PIN NO.	
	+5V	GND
U1, U2, U6, U9, U14, U17	16	8
U3, U4, U7, U10, U12, U15, U18, U20	14	7
U5, U8, U11, U13, U16, U19, U20	5	12

034A





FIGURE 9-4B  
SCHEMATIC DIAGRAM  
COUNT CHAIN 2 (A102)






Reset of the four DCU's is controlled by the counter reset line, and occurs after the data is read into the latches and before the next counter gate period. The inverted BCD information from the latches goes to J1 for use with the BCD Output option.

The non-inverted BCD data from the four latches goes to a 4-by-4 mux consisting of U13 and U14. This data is then sent four bits at a time, to the Count Chain 2 Board (A102), where it is converted into 7-segment display information to drive the front panel LED display. The control signals for the mux switch come from A101 and are comprised of two signals: mux address a, and mux address b. These two signals form a binary code to give four addresses: 0, 1, 2, and 3, as shown in Table 9-5A.

SELECTED INPUT	ADDRESS	
	A	B
0	0	0
1	1	0
2	0	1
3	1	1

TABLE 9-5A  
MULTIPLEX ADDRESS

FIGURE 9-5A  
COMPONENT LOCATOR  
COUNT CHAIN 3 (A103)



### COUNT CHAIN 3 (A103)

A103 receives BCD and carry signals from the High Frequency Board (A106). The carry signal is processed thru one to four decade dividers (U2-U5), with the carry output at P1 pin E sent to the Count Chain 2 Board (A102). Gate width commands from the RESOLUTION switches, control data routing and shifting to place the data in proper position for display. Display data for 1 Hz thru 1 kHz information is stored on this board, with mux commands from the Count Chain 1 Board (A101) controlling the transfer of this data to the front panel display.


Data from the first DCU on A106 enters at J2. The data consists of four TTL logic bits giving the BCD information from the first decade, and a 60% duty cycle ECL logic signal which is the carry output from the first decade.

The ECL carry signal enters the ECL-to-TTL converter on the base of Q1. R1 and R2 provide a 95 ohm termination to -1.4 V (open circuit voltage at J2 pin 3). R5 and R6 provide a reference voltage of -1.5 V at the base of Q2. Q1, Q2, and Q3, form a differential cascode amplifier operating in the over-driven mode as a level translator. R3 prevents the TTL output signal from going negative.


The TTL carry signal enters a cascade of four DCU's (U2-U5). The carry output from A103 can be selected from any one of the four DCU's by a 4-wide, 2-input AND-OR-INVERT gate (U12). The selection of the carry output is determined by the RESOLUTION switches. For 1 second gate times, the output comes from U5; for a 0.1 sec gate time, from U4, etc.

There are four latches on A103 (U7-U10) which contain the information to be displayed by the 1 Hz thru 1 kHz digits. The input to these latches comes from the first four decade dividers: input to U7 comes from the decade divider on the High Frequency Board (A106), input to U8 from A103U2, to U9 from A103U3, and to U10 from A103U4.


When the counter is operated in shorter gate time than or second, the decade dividers contain correspondingly higher digit information. For example: For a 0.1 second gate, the first DCU (on A106) contains the 10 Hz information; for a .01 second gate, 100 Hz information, and for a 1 ms gate, 1 kHz information. In order for this information to be displayed properly, BCD information in the DCU's is shifted to the right before it is transferred to the storage latches. The data shift occurs in sequence from right to left; that is, the data moves from U4 to U5, then from U3 to U4, from U2 to U3, and finally from J2 to U2. This shift sequence is controlled by the four command signals: Data Shift A thru Data Shift D, generated on A101. This series occurs once for 10 Hz resolution (100 ms gate), twice for 100 Hz resolution (10 ms gate), and three times for 1 kHz resolution and above (1 ms gate). During the data shift process, the normal clock inputs to the DCU's must be inhibited. This is accomplished by one third of U11, and the four diode gates (CR1, CR4, CR6, and CR8). These gates are held off during sequence 5 when the data is being shifted.



051C



**FIGURE 9-5B**  
**SCHEMATIC DIAGRAM**  
**COUNT CHAIN 3 (A103)**






SELECT command to drive the SEARCH indicator (U4 pin 8) on the front panel. In the event that the Converter loses LOCK, the one shot U6 is triggered. The output of U6 inhibits the Sequence Generator to allow the Converter to reacquire the signal without displaying zeros on the read-out. If a LOCK command is not obtained within the one shot period, a RESET is generated via Q13. If a LOCK signal is reacquired, the delay time is reduced to a few milliseconds by Q18 and Q19.

In the event that the Sequence Generator is in the PRINT or memory update portion of the cycle when LOCK is lost, the sequence is allowed to continue to the Display period where it is held. This is accomplished by combining in an OR gate, the PRINT command and SEQUENCE GENERATOR "5", and then combining these with the output of U6 at U5 pin 11. When LOCK is reacquired, the counter is immediately reset.

FIGURE 9-6A  
COMPONENT LOCATOR  
CONTROL 2 (A104)

BYPASS CAPACITORS





## CONTROL 1 (A105)

This unit contains the circuitry to generate the counter control sequence and the gate time interval. These functions are derived from the 10 MHz Time Base Oscillator.

### Clock Generator

Transistors Q1 through Q4 form a Schmitt Trigger to convert the 10 MHz time base signal to a square wave suitable to drive the ECL gates of U4. These outputs are further gated and translated to TTL levels in U8.

### Sequence Generator

This circuit produces the main control cycle of the counter by generating a sequence of commands. It consists primarily of an address generator U9, and a decoder U12.

Clocking is performed at a 100 kHz rate by dividing the 10 MHz TTL clock in DCU's U2 and U7. An output of 2.5 MHz is also obtained at U7 pin 12 for the multiplexer clock on Count Chain 1 (A101). The gates of U5 are arranged so that both the 100 kHz and the 2.5 MHz signals are trains of 50 ns wide pulses.

The 100 kHz pulse train drives address generator U9, which produces a four line BCD code. The A and B outputs of U9 address U12, while the C output selects which of the two decoders is active. This generates sequential control signals, one on each of eight lines. Two more signals are obtained using the D output of U9 by itself, or combined with the A output. The gate inputs to U12 (pins 2 and 14) are turned off during switching and when not required, by an OR gate in U13. This eliminates any outputs due to switching transients.

Several internal counter operations inhibit the sequence generator. In addition, Digital Output Option 09, and Re-

mote Programming Option 07, allow the sequence to be externally inhibited.

### Gate Generator


The Gate Generator provides the correct gate time interval as required by the front panel RESOLUTION switch settings. The time interval is controlled by selecting an integral number of cycles of the 10 MHz Time Base Oscillator. This then turns the Gate Binary U10 on and off appropriately.

The major element of the Gate Generator is a programmable multi-decade divider, U19. By applying the proper address as shown in Table 9-7B, division ratios from  $10^3$  to  $10^6$  can be obtained. A 1 MHz input is then used to generate intervals from 1 ms to 1 second. DCU U16 divides the 10 MHz clock signal to provide the 1 MHz input for U19. The address is obtained by processing the four gate control signals from A101.

For operation in Band II, it is necessary to expand the gate time by a factor of four, since the incoming frequency is divided by four. This is accomplished by disabling Q5. The 2.5 MHz signal from U2 and U7 then appears at U8 pin 15 during the gate time and is combined with the 10 MHz signal to produce a 2.5 MHz pulse train at U17 pin 3. If Q5 is enabled, then the 10 MHz pulse train will appear there.

The  $Q_B$  output of U22 is combined in U17 with the 10 MHz clock and the A and D outputs of U16 to produce the Time Base Gate Level at U17 pin 6. This arrangement guarantees that the gate time interval is precisely determined by the 10 MHz signal itself.

It is necessary that the  $Q_B$  output be no more than one microsecond duration. The two flip-flops of U22 are interconnected in such a manner as to produce a single one microsecond pulse every time the output of U19 goes low.



Display Time Generator

This generator consists of U18, U15, Q6, Q7 and associated circuitry. Triggering the multivibrator U18 generates a pulse whose width is determined by C21 and the resistance of the front panel SAMPLE RATE potentiometer. Q6 is a current amplifier to increase the available range, while DCU U15 is used to scale the range by a factor of ten. The result is a display time period variable from approximately 60 ms to 40 seconds. U18 is triggered by the SEQUENCE GENERATOR "8" appearing at pin 2. Once turned on, feedback from Q7 to pin 4 holds the unit in its free running state until pin 3 goes low. Pin 3 input is derived from the output of DCU U15. The Display Time Generator output (U3 pin 12) is then used as one of the Sequence Generator Inhibit inputs.

The Display Time cycle begins with SEQUENCE GENERATOR "9" setting U15 (pin 7) to the "9" state which inhibits U18 (pin 3) from triggering. When SEQUENCE GENERATOR "7" begins, U15 is reset (pin 3), thus enabling U18. Period "8" triggers U18 (pin 2) and the Sequence Generator is then held in period "8" until U15 counts to 9, at which time the display period ends.

Application of the front panel HOLD command at U13 pin 8, holds U15 in the reset position so that the Sequence Generator is permanently inhibited in period 8.

To assist troubleshooting of the Sequence Generator, a Cycle Speed jumper is provided. If this jumper is moved from +5 (Normal) to ground (Fast), the R(1) input (U15 pin 2) is brought low, and the Display Generator is inhibited, thus reducing the display time to 10 microseconds.

CONTROL LINE			DIVISION RATIO
2 <sup>0</sup>	2 <sup>1</sup>	2 <sup>2</sup>	
1	1	0	10 <sup>3</sup>
0	0	1	10 <sup>4</sup>
1	0	1	10 <sup>5</sup>
0	1	1	10 <sup>6</sup>

TABLE 9-7B  
PROGRAMMABLE DIVIDER

FIGURE 9-7A  
COMPONENT LOCATOR  
CONTROL 1 (A105)




PERIOD	FUNCTION	DURATION	LOCATION
9	COUNTER RESET	10 $\mu$ s	-
0	3 MSD $\overline{\text{SET}}$	10 $\mu$ s	U12 pin 9
1	OFFSET ENABLE	10 $\mu$ s	U12 pin 10
2	GATE GENERATOR SET	10 $\mu$ s	U12 pin 11
3	GATE GENERATOR ENABLE	10 $\mu$ s	U12 pin 12
4	GATE PERIOD	GATE + 10 $\mu$ s	U12 pin 7
5	$\overline{\text{DATA UPDATE}}$	10 $\mu$ s	U3 pin 10
6/7	PRINT	20 $\mu$ s	U14 pin 6
8	DISPLAY PERIOD	Variable	U9 pin 11

TABLE 9-7A  
SEQUENCE GENERATOR COMMANDS

Commands are generated as shown in Table 9-7A. (Period numbering is determined by the output state of U9.) The sequence proceeds as follows:


- Period 9: The starting point in the cycle. All counting chain DCU's are reset.
- Period 0: In Band III, the YIG/Comb Generator frequency is preset.
- Period 1: Used to preset counter in conjunction with Offset Option 06.
- Period 2: The Gate Generator is set.
- Period 3: The Latch Binary (U10B) is reset, enabling the Gate Binary (U10A). The 10 MHz clock (U8 pin 7) is applied to the Gate Generator.
- Period 4: The Gate Generator is enabled and inhibits the Sequence Generator (U13 pin 8) for the duration of the gate time. The incoming signal to the counter is counted during this period.
- Period 5: The accumulated data in the counting chain DCU's is loaded into the latches.
- Period 6/7: The PRINT command is generated indicating the presence of data on units equipped with Digital Output Option 09.
- Period 8: The Display Period. The Display Generator is turned on and inhibits the Sequence Generator during this time. The duration of the period is determined by the front panel SAMPLE RATE control.



**TABLE I**


I.C. NO.	TYPE	PIN NO.			
		GND	+5V	-5.2V	NOT USED
U1, U8	DM9601N	7	14		
U2, U7, U9, U15, U16	DM7490N	10	5		
U3, U21	DM7402N	7	14		
U4	MC10105L	1, 16		8	
U5, U17	DM74H08N	7	14		
U6, U11, U20	DM7404N	7	14		
U8	MC1039L	16	1	8	9
U10	MC10131L	1, 16		8	9
U12	DM74155N	8	16		
U13	DM7432N	7	14		
U14	DM7400N	7	14		
U19	MK5009P	2	15		
U22	DM7476N	13	5		


009L



2 MATCHED PAIR.

FIGURE 9-7B  
SCHEMATIC DIAGRAM  
CONTROL 1 (A105)






out the negative pulses also provides a damping effect on L7, improving its response to the positive pulses at high frequencies.

These positive pulses are then coupled to pulse inverter Q7, which has two functions: to invert the pulse, and to deliver the negative output pulses at the right dc reference level for decade divider U3. A stable dc reference is provided by resistive divider R43, R44, and R45. The voltage from this divider is as stable over time and temperature as the -12 V power supply. The inverter is kept from disturbing this reference by being biased just at cutoff. This is accomplished by developing a forward bias for the transistor from the voltage drop across CR10, whose voltage matches the base-emitter voltage of Q7, keeping Q7 just at the edge of conduction. Basically, Q7 is a pulse amplifier, since it only conducts during a signal pulse. The load resistor for Q7 is the net equivalent of the bias network R43-R45.

Q7 output drives the input of decade divider U3. The divide-by-ten output of U3 is a 60/40% duty cycle ECL level signal, and is called the "DCU CARRY" signal (J3 pin 3); the load resistor for this signal is located on A103.

The gate signal to the DCU is an inverted ECL signal. It enters on J3 pin 5, and goes directly to U3 pin 16. The BCD output information is available at J3 pins 1, 2, 13, and 14. During a count cycle at high frequencies, this information is slow rate limited, and actual output level cannot be seen until the circuit comes to rest. After the circuit is finished counting, TTL level signals are present at these outputs. U3 is reset after the counting cycle is complete by a TTL reset signal at pin 3.

FIGURE 9-8A  
COMPONENT LOCATOR  
HIGH FREQUENCY (A106)



## HIGH FREQUENCY (A106)

The High Frequency Board accepts RF signals from the Preamplifier (A111), Prescaler (A109), Converter (A2), and gate and 10 MHz Test signals from Control 1 (A105). Range signals from Control 2 (A104) select the appropriate input which is processed, gated, and counted in the first decade counting unit (DCU). The outputs from A106 are the carry ( $f/10$ ) signal, and the first decade of BCD information. These signals go to Count Chain 3 (A103) for further processing.


A106 accepts three input signals on J1, J2, and J4, and a 10 MHz Test signal on J3 pin 4. One of the three inputs is selected by a command signal entering on pins 12, 13, or 14 of P1. Each command line sits at approximately -12 V until it is selected, at which time it is pulled up to about +0.7 V. This command signal, thru the appropriate resistor divider, brings the base of a current source transistor up to about -6 V, turns on the appropriate differential amplifier, and allows a signal to pass thru. The signal entering each gated amplifier is terminated with a 51 ohm resistor and a small inductor in series with the resistor to compensate for transistor loading at high frequencies. The net combination keeps the input VSWR below 1.5:1 up to 400 MHz.

If the input to J1 is selected, an additional amplifier stage (U1A) is also turned on by the control signal. (Q1 is used to prevent excess loading of the control line.) The input impedance of this amplifier is matched in the same way as the J2 and J4 inputs, however there are two limiting diodes for the J1 input to prevent overdriving the first stage.


The signal is ac-coupled into the preamplifier stage to allow the input to be biased at approximately -6 V. The collectors of U1A are operated against ground to minimize parasitics. L2 and L3 in series with load resistors R3 and R5, are high frequency peaking coils used to flatten the response of the amplifier. R4 is used partly as a damping resistor for L2 and L3, and partly to establish a -2 V level at the output of U1A for direct coupling to U1B. CR3 and CR4 act to prevent large signals from overloading U1B.

The input selector differentially drives squaring circuit Q3 and CR6. Q3 is a current mirror which is used as a voltage-to-current converter. The current from Q3's collector is used to drive tunnel diode CR6. The action of a tunnel diode under a current driving signal is that of a Schmitt trigger; that is, the voltage across the diode changes abruptly between two states (<0.2 and 1 V). This characteristic converts the sine wave current into a square wave voltage signal, which can be used to drive the pulse forming network.

The pulse forming network input is a wide-band high speed differential amplifier (Q4/Q5), to increase the amplitude of the tunnel diode signal, and improve the rise and fall times. The output of Q4/Q5 drives current mirror Q6, used here as a current switch. Essentially, Q6 is either on or off, but the output is the current from the collector, and not a voltage signal. The switched current signal drives differentiator L7. The output of a differentiator with a square wave input is a series of pulses — positive when Q6 turns on, and negative when Q6 turns off. The negative pulses (wider than the positive pulses due to transistor storage time) are removed by CR9. Shorti





048K



- 3 EIP P/N: 2710016.
- 4 INDUCTOR PART OF PC BOARD.
- 5 SELECTED AT TEST, NOMINAL VALUE SHOWN.

FIGURE 9-8B  
SCHEMATIC DIAGRAM  
HIGH FREQUENCY (A106)





### REFERENCE OSCILLATOR BUFFER (A108)



An internal temperature-compensated crystal oscillator — TCXO (A116), is used as the basic reference against which all input signals are compared. Additional time base options are available (see Section O - Options) which allow the user to select a level of precision compatible with measurement requirements. Specifications for the TCXO are listed in Section 3.





The counter may be operated from either the internal time base oscillator (TCXO or oven option), or from an external time base reference generator. Internal or external selection is made by means of a rear panel switch (A1S103). A rear panel BNC connector (A1J4) connects to A108J2 to furnish a 10 MHz square wave output signal, or accept a 10 MHz sine or square wave input signal (1 to 3 V p-p in 300 ohms). The method of switching between internal and external oscillators is shown in the Functional Diagram Figure 9-10C. The power to the TCXO is switched on and off with the main counter power supply, while the power to any of the oven oscillator options remains on as long as the counter is plugged into an active power line, irrespective of the setting of the POWER On/Off switch.

### Circuit Description




The TCXO sine wave is gated and converted to a TTL level in the circuit consisting of: a linear, low-gain isolation amplifier Q1; a differential sine-to-square wave amplifier Q2 and Q4; and an output current driver Q5. The gate function is accomplished by switching Q3 on and off through U1. Transistors Q10 - Q12, and Q13 - Q15, are identical sets of gated buffer amplifiers. Buffered gain is obtained in each set by the low-gain NPN/PNP pair Q10/Q11, and Q13/Q14. The gating function is performed by switching Q12 and Q15 on and off through U1. Q6 - Q9 and Q16 - Q19, are identical sets of output line drivers. Low-gain, common emitter input stages Q6 and Q16 are followed by emitter follower output pairs Q7 and Q17, which drive push-pull emitter follower output pairs Q8/Q9, and Q18/Q19.

FIGURE 9-10A  
COMPONENT LOCATOR  
REFERENCE OSCILLATOR  
BUFFER (A108 + A116)






012E




⚠ VALUE SELECTED AT TEST.  
PART MAY NOT BE USED.

FIGURE 9-10B  
SCHEMATIC DIAGRAM  
REFERENCE OSCILLATOR  
BUFFER (A108 + A116)



019K



PRESCALER (A109)

This assembly permits the measurement of frequencies in the range of 100 MHz to 850 MHz, dividing the input frequency by a factor of four prior to counting. The counter then counts this scaled frequency with a gate time which has been expanded by four, thus yielding a direct frequency readout.


The major element of A109 is a ÷4 integrated circuit (U2). Sufficient drive level for this IC is provided by an integrated broad band amplifier U1. The output of U2 is amplified by the circuit consisting of Q4 through Q8.

Due to the tendency of U2 to free run with no input signal, it is necessary to disable the output if an input signal of sufficient amplitude is not present. This is accomplished with a threshold circuit consisting of a detector (CR3, CR4 and associated components), amplifier (U3), and differential trigger (Q9 and Q10). When the amplifier output applied to the base of Q9 exceeds the threshold level set by R41, Q9 turns on Q6 and thus enables the output amplifier.


In order to prevent U1 from overloading, automatic gain control is provided by comparing the amplified detector output to a preset level in U4 and feeding the output level back via Q3 to a pair of diodes CR1 and CR2. These diodes, when conducting, act to attenuate the input signal.

Transistors Q1 and Q2 form a -7 volt power source for U2.

FIGURE 9-11A  
COMPONENT LOCATOR  
PRESCALER (A109)




H610



- Ⓟ EIP P/N: 2710016.
- Ⓠ SELECTED AT TEST.
- Ⓡ MATCHED PAIR.

FIGURE 9-11B  
SCHEMATIC DIAGRAM  
PRESCALER (A109)



**DISPLAY (A110)**

The Display Board (A110) contains eleven LED num display units mounted side-by-side, with spaces bet each third digit from the right. The entire assembl mounted behind a front panel window with the dig grouped to distinctly show GHz, MHz, kHz, and Hz. drive signals for the Display are obtained from the Chain Boards (A101 and A102).

The digit displays are 7-segment LED's, with the anode of each segment tied together. When the anode is positive voltage, grounding any cathode through a resistor illuminates that segment.

In this multiplexed system, the anode supply is applied in pulses (through anode drivers), which are synchronized with the cathode data to determine which segment shall light.

The segment drive is applied directly to the display digits. DS1-4, DS5-7, and DS8-11 have their corresponding cathode segments tied together within each group.

The selector drive to groups DS1, -5, -8, and DS2, -6, are each driven by two transistors in parallel to meet the higher current requirements.


The remaining LED's use single transistor drivers. These drivers saturate when turned on, applying a voltage almost equal to the supply voltage for the display. This voltage is variable (by A103R22) for display brightness adjustment.

Four display lamps are included on this assembly, which illuminate to indicate GATE operation, Converter SEARCH, EXTERNAL REFERENCE, and REMOTE operation (Option 0).


**FIGURE 9-12A  
COMPONENT LOCATOR  
DISPLAY (A110)**



ASSY NO 2020004



004A




004D

Q1-Q7 KEY



DS1-DS11 KEY







FIGURE 9-12B  
SCHEMATIC DIAGRAM  
DISPLAY (A110)

FL2 (+12V)

FL3 (-12V)

FL1 (HIGH Z)



046G

## PREAMPLIFIER (A111)

The Preamplifier accepts Band I input signal. The BAND SELECT switch controls relay K1. When either the Band IA high impedance (1 megohm) or the Band IB low impedance (50 ohm) circuit is selected, the output of the Preamplifier (at J2) drives the Frequency Board (A106).


When K1 is de-energized, the amplifier operates in high impedance mode. The terminating impedance is the product of a 51 ohm resistor (R2) in series with the inductance (L1), and the input impedance of the first stage (U1A). This combination keeps input impedance 1.5:1 up to 400 MHz. The signal is ac-coupled to amplifier U1A, which is biased at approximately 10V. The collectors of U1A are operated against a load resistor (R18) to minimize parasitic problems. Inductors L2 and L3, and capacitors C10 and C11, are high-frequency coupling coils to flatten the response of the amplifier. They are used primarily to establish a dc voltage suitable for the second stage.

The output of the second stage is also operated in high impedance mode. U1B pin 11 output is fed to a current mirror Q4, whose output is then summed with the output of U1B pin 12, at J2. In this way, the two outputs are summed and only a small error component is left to be corrected at the load.


When K1 is energized, the amplifier operates in low impedance mode, with the relay routing the signal to the impedance converter. The input impedance of the impedance converter is essentially R3 in parallel with the input impedance of the amplifier, and the gate of FET Q2. The net input impedance of this combination is 1 megohm shunted by the input impedance of the amplifier. The signal enters the gate of Q2 through diodes CR4, which provide protective limiting for the amplifier. The diodes are back-biased at about 0.7 V by network R8/CR5. This back-biasing improves the amplifier response by reducing the capacitance of CR4. The input impedance limiter is adequate to protect against an action of a 115 V, 60 Hz power line to the input. The input impedance due to frequency compensating capacitor C11 is not a problem because voltage tolerance decreases as the frequency increases (see Specifications).

Q2 operates as a source follower to transform the high input impedance down to several hundred ohms. Q3 is a common emitter amplifier with a gain of about 1.5; its purpose is to buffer the output of Q2 to the input of amplifier U1A, to minimize the loss of Q2 gain. The net gain through the amplifier is approximately equal for both high and low impedance inputs.

FIGURE 9-13A  
COMPONENT LOCATOR  
PREAMPLIFIER (A111)



AMPLIFIER








-  P/N: 2710016.
-  INDUCTOR PART OF PC BOARD.

FIGURE 9-13B  
SCHEMATIC DIAGRAM  
PREAMPLIFIER (A111)

# IMPEDANCE CONVERTER










NOTE: COMPOSITE PCB ASSEMBLY.  
 CERTAIN COMPONENTS USED ONLY  
 FOR SPECIFIC OPTIONS AND MODELS.


FIGURE 9-14A  
 COMPONENT LOCATOR  
 COUNTER INTERCONNECT (A113)



10-300M  
5 M | ↓ 10Hz-135 MHz  
1 MEG / 20PF








3 CUT FOR OPTIONS 06 AND 15.

"-02" COMPONENTS AND CONNECTIONS USED ON KS-21444 UNITS.

FIGURE 9-14B  
SCHEMATIC DIAGRAM  
COUNTER INTERCONNECT (A113)

091K



## SOURCE AMPLIFIER (A201)

### General

A source of up to one watt of power at 200 MHz to drive the step recovery diode Comb Generator module A207. The 200 MHz must be both stable and coherent with the master oscillator in the counter. It is required to provide an IF spectrum that is only upon the input signal spectrum. Coherent master oscillator is required to make counting dependent only upon the accuracy of the master oscillator.

The requirements of stability and coherence are met by using a phase locked loop to lock a 200 MHz LC oscillator to the 10 MHz Time Base oscillator. The output power is generated by a class C amplifier with a leveling loop to set the power output at any level from 1 mw to 1.1W.

### Circuit Description

The phase lock loop is a standard second order loop implemented by using digital phase lock loop components. The 200 MHz LC oscillator is a modified Colpitts with bias stabilization supplied by Q10. The frequency of the 200 MHz oscillator is divided by U1 and U2 to produce a 10 MHz square wave. This is compared to the processed 10 MHz reference signal from detector U3. Phase error is amplified by Q1 and Q2 and applied to voltage variable capacitor CR3 to "lock" the 200 MHz oscillator in phase to the reference signal. C23 sets the open loop center frequency of the oscillator.

The main power amplifier consists of four stages: Class C amplifier Q12 and Q13, linear amplifier Q14, and Class C stages Q15 and Q16. Output power level is controlled by adjusting the value of the negative voltage supply and Q18 to the linear amplifier and the Class C stages.

The power leveling loop operates by sampling the value of the output signal with CR5, and comparing it to the Power Reference. The comparison is done by a differential amplifier Q19 and Q20, which then controls Q17 and Q18.








FIGURE 9-15A  
COMPONENT LOCATOR  
SOURCE/AMPLIFIER (A201)

RESOLUTION



038F



RANG INDIC.

024E






FIGURE 9-15C  
FUNCTIONAL DIAGRAM  
SOURCE/AMPLIFIER (A201)

PO  
CON  
Q10



**SOURCE AMPLIFIER (A201)**

A source of up to one watt of power at 200 MHz is required to drive the step recovery diode Comb Generator in YIG module A207. The 200 MHz must be both stable and coherent with the master oscillator in the counter. Stability is required to provide an IF spectrum that is dependent only upon the input signal spectrum. Coherence with the master oscillator is required to make counting accuracy dependent only upon the accuracy of the master oscillator.

The requirements of stability and coherence are satisfied by using a phase locked loop to lock a 200 MHz LC oscillator to the 10 MHz Time Base oscillator. The required output power is generated by a class C amplifier that contains a leveling loop to set the power output at any desired level from 10 mW to 1 W.


Circuit Description

A functional diagram of A201 is shown in Figure 9-15C.

The phase lock loop is a standard second order loop, implemented by using digital PLL components. The 200 MHz LC oscillator is a modified Colpitts circuit with bias stabilization supplied by Q20. The output frequency of the 200 MHz oscillator is divided by 20 in U1, U2, and U3 to produce a 10 MHz square wave. This signal is compared to the processed 10 MHz reference by the phase detector U4. Phase error is amplified by the active filter U5, and applied to the voltage variable capacitor CR9. This holds the 200 MHz oscillator "locked" in phase to the 10 MHz reference signal.


The main power amplifier consists of four stages: a buffer amplifier Q1 and Q2, a linear amplifier Q3, and two class C stages Q4 and Q5. Output power level is controlled by adjusting the value of the negative voltage supplied by Q10 and Q11 to the class C stages.

The power leveling loop operates by sampling the peak value of the output signal with CR1, and comparing this value to the Power Reference. The comparison is made by differential amplifier Q8 and Q9, which then controls Q10 and Q11. YIG Bias Adjust R16 provides a small bias current to the step recovery diode in A207.




**FIGURE 9-15A  
COMPONENT LOCATOR  
SOURCE/AMPLIFIER (A201)**






091F



3 PART OF PC BOARD.

FIGURE 9-15B  
SCHEMATIC DIAGRAM  
SOURCE/AMPLIFIER (A201)



## CONVERTER CONTROL 2 (A202)

Converter Control 2 includes three circuit functions: one section comprised of two Digital-to-Analog Converters (DAC's), a Sweep Driver section, and a Power Control section. The DAC's provide the ramp voltage for the Sweep Driver and the three most-significant-digit presets to the counting chain. The Sweep Driver supplies the drive current to tune the YIG filter within A207. The Power Control section programs the amount of RF power delivered to the Comb Generator portion of A207.

### Digital-to-Analog Converter Section

This section consists of a clock generator, two digital-to-analog converters: DAC 1 and DAC 2, and logic circuits to control the clock generator and the two DACs. The DACs provide the ramp waveform that is used to control the YIG Filter. The ramp, in turn, is controlled by the clock. DAC 1 step size is 200 MHz at a rate of one step per millisecond. DAC 2 step size is 1.5 MHz at a rate of two steps per millisecond.

When the YIG Filter is locked onto a comb line, the number in DAC 1 is preset into the three most-significant-digits of the Counting Chain.

Clock pulses are generated by IC Timer U16. The NAND gates of U4 enable DAC 1 or DAC 2 and disable the clock upon command from Converter Control 1 (A203). Q11 provides a negative current step whenever DAC 2 is enabled. This compensates for the time delay between current and magnetic field within the YIG structure. This delay is the result of eddy currents generated by a changing magnetic field.


Clock pulses are converted into a ramp by successively summing in a larger amount of current each time a clock pulse occurs. One side of each summing resistor is connected to the inverting input of U3A. Each resistor will then sum in current whenever the other side of the resistor is returned to a reference voltage. For the 1.5 MHz to 100 MHz steps, the resistors are effectively connected to the +5 V reference supply when their associated decade counter output goes to logic 1. For the 200 MHz to 10 GHz steps, the logic 1 outputs saturate the associated switch transistor, thus effectively connecting the resistor between the +3.1 V reference supply and the U3A input. The amount of current added is carefully regulated by the tight tolerance of the summing resistors, and the temperature compensated reference voltage supplied by CR1 and U2B.

DAC 1 controls the steps from 200 MHz to 19.8 GHz; DAC 2 from 1.5 MHz to 200 MHz. U1 generates a reset pulse when DAC 2 reaches 200 MHz; U9 will generate a reset pulse when DAC 1 reaches 20 GHz. The three most-significant-digit (3MSD) information is sent to Count Chain (A102) via connector J2. Connector J1 provides inputs to YIG Preset Options 01 and 02 (see Section O), which initiate the ramp starting point at a non-zero frequency.

### Sweep Driver Section

The Sweep Driver section consists of an operational amplifier, a voltage translator, and two cascaded output transistors. The second output transistor (A2Q1) is mounted on the Converter chassis.

The ramp from the DACs drives the inverting input of U3B. R72 sets the ramp offset, while R70 determines the slope of the ramp. Feedback voltage is obtained across



sense resistor R75, forcing an extremely linear relationship between the sweep voltage and the YIG filter current. CR3 limits the voltage developed across the YIG filter tuning coil during flyback, in order to protect transistors Q10 and A2Q1.


Power Control Section

The Power Control circuit provides the means for reducing the power output of the Comb Generator during the sweep period from 1 to 9.8 GHz. This limits the maximum amplitude of spurious signals generated in the Mixer. This power reduction is accomplished by varying the output level of the Source/Amplifier (A201) with the control voltage produced by the Power Control Section.


The digital information which controls DAC 1 is fed to U10, U13, and U17. U11D, U11E, and U12 are used to level the 0.8 GHz comb line. U13 divides the lines from 1 to 9.8 GHz into 1 GHz steps (five lines each). In addition, U13 is used to divide the five lines from 1 to 1.8 GHz into steps of two and three lines. U13 also makes it possible to divide up to five additional steps if necessary. U17 provides the ability to level up to five steps above 10 GHz (1 GHz per step) if necessary. By proper adjustment of each step, the power into the Comb Generator can be programmed to provide relatively constant comb line power at the Mixer diode.

When the counter is set to Band I or Band II, the power level control voltage is held at minimum by turning on transistor Q14.

FIGURE 9-16A  
COMPONENT LOCATOR  
CONVERTER CONTROL 2 (A20)



024E






- NOTES:
-  PART OF PC BOARD.
  -  SELECTED AT TEST.

FIGURE 9-15B  
SCHEMATIC DIAGRAM  
SOURCE/AMPLIFIER (A201)



sense resistor R61, forcing an extremely linear relationship between the sweep voltage and the YIG Filter current. CR4 limits the voltage developed across the YIG Filter tuning coil during flyback, in order to protect transistors Q13 and A2Q1.


#### Power Control Section

The Power Control circuit provides the means for reducing the power output of the Comb Generator during the sweep period from 1 to 9.8 GHz. This limits the maximum amplitude of spurious signals generated in the Mixer. This power reduction is accomplished by varying the output level of the Source/Amplifier (A201) with the control voltage produced by the Power Control Section.

The digital information which controls DAC 1 is fed to U16, a BCD-to-decimal decoder. The output at P1 pin 4 will be a series of steps, each step covering five comb lines from 1 to 9.8 GHz. U14 is used to give an extra step between 1.4 and 1.8 GHz. By proper adjustment of each step, the power into the Comb Generator can be programmed to provide relatively constant comb line power at the Mixer diode.

When the Counter is set to Band I or Band II, the power level control voltage is held at minimum by turning on transistor Q16.

FIGURE 9-16A  
COMPONENT LOCATOR  
CONVERTER CONTROL 2 (A202)



## CONVERTER CONTROL 1 (A203)

Converter Control 1 performs all the control functions necessary to lock the microwave Converter to the correct YIG/Comb Generator (A207) output frequency, and provide appropriate signals to the direct counter.

Converter Control 1 consists of five basic functional sections: a Video Limiter, a Video Detector, an In-Band Detector, an Analog Processor, and Signal Acquisition Logic. The Video Limiter processes the signal from A204 to provide a constant amplitude signal to the High Frequency Board (A106). The Video Detector converts the incoming video signal from A204 to a level proportional to the incoming power. This signal is then compared to a number of preset levels in the Analog Processor circuits, and converted into digital signals for further processing. The In-Band Detector is used to determine whether or not the video frequency falls within the desired passband, and to enable the Analog Processor circuits. The Signal Acquisition Logic provides the digital commands to control the sweep circuits and to lock the Converter on the appropriate comb line.


Figure 9-17C shows the operating sequence of the Converter. In the absence of an input signal to the Converter, a 200 MHz/ms sweep is continuously generated (DAC 1 ENABLE and CLOCK ENABLE are high). At the end of

each sweep, a CONVERTER RESET command is generated (point A to point B on waveform). When a signal is applied, a Video Detector output will be generated when the YIG Filter is tuned through the correct harmonic (point C). When this signal appears, a CONVERTER RESET command is again generated (point C to point D), and the sweep is reset to zero. A new sweep is initiated (point D) and eventually the Video Detector again produces an output (point E). At this point, a small backward step will be taken, followed by a 3 millisecond delay (point E to point F). At the end of this time, DAC 2 turns on, and a considerably slower sweep (4 MHz/msec) begins. At point G, the Video Detector output has reached 90% of the value stored in the Peak Detector, and the sweep is stopped. Three milliseconds later (point H), a LOCK command is given, which will allow the counter to read the frequency applied to the High Frequency Board (A107). If the sweep is inhibited from stopping at point G (by grounding A203TP4), the Video Detector output will appear as shown by the dotted line on the waveform.

### Video Limiter and Video Detector Sections

The incoming signal from the Video Amplifier (A204) enters at connector P2, passes through an isolation buffer Q2, and is limited by the differential amplifier Q4-Q5. This provides a fixed output amplitude of approximately 1 V peak-to-peak to the High Frequency board. Q2 also





### Analog Processor

The Analog Processor contains an AC-coupled comparator, a DC-coupled comparator, and a peak detector. The purpose of this section is to convert the analog output of the Video Detector into digital commands which can be used to lock the Converter to the correct comb line. U8 compares the Video Detector output to preset levels. U8 is AC-coupled, and therefore requires that the Video Detector signal be sweep related in order to trigger. U9 is DC-coupled, and is used to determine that there is sufficient power level coming from the Video Amplifier. Comparators are enabled by the In-Band Detector output.

Operational amplifiers U4 and U5 and their associated circuitry form a peak detector, which stores the maximum Video Detector output during a particular sweep period. U7 compares the stored output of the peak detector with the instantaneous value of the Video Detector output. Switching occurs when the Video Detector output reaches 90% of the stored peak.

The Peak Detector is discharged by U6. A CONVERTER RESET Command or lack of the In-Band Detector signal will activate U6. The circuit is inhibited from discharging by the presence of the DAC 2 ENABLE discussed below.

The outputs of each of the three comparators U8A, U8B, and U7, then form input commands to the Signal Acquisition Logic section.

### Signal Acquisition Logic


There are five commands generated by the Signal Acquisition logic: CONVERTER RESET, DAC 1 ENABLE, DAC 2 ENABLE, CLOCK ENABLE, and LOCK. The CONVERTER RESET command is a 5 millisecond pulse used to reset the digital logic on both this board and Converter Control 2 (A202). The three enable commands determine which DAC, if any, will control the sweep current applied to the YIG Filter. If the CLOCK ENABLE is low, no sweep will occur, and the current into the YIG Filter will remain constant. If the CLOCK ENABLE is high, either DAC 1 or DAC 2 (on Converter Control 2) will generate a current sweep. The appropriate DAC is selected by the DAC ENABLE commands.

drives the Video Detector diode CR8. Diode CR9 (matched to CR8) is used for temperature compensation of CR8 bias. The rectified signal is then amplified by U3, whose gain is set by Video Detector Gain Control R41. The setting of R41 determines the minimum required lock signal from the Video Amplifier. As such, its setting plays an important part in determining the sensitivity of the Converter. Refer to Section 6 for the proper adjustment procedure.

### In-Band Detector

The Video Amplifier also drives an additional buffer Q1, which provides the drive signal for a two-stage limiter U1. This limiter drives a bandpass filter, whose output is then detected by CR4. Matched diode CR5 provides temperature compensation for CR4. The output level of CR4 thus is a function of frequency only. When the output of CR4 exceeds the DC level set by R21, the In-Band Detector triggers, generating a TTL compatible output signal. Trigger level hysteresis prevents the In-Band Detector from turning off until the signal is reduced considerably in power. R21 is set to turn on the In-Band Detector at 250 MHz. Once turned on, it will not turn off until the frequency is increased to approximately 275 MHz. It is this difference in turn-on and turn-off frequency, which determines the FM tolerance of the heterodyne Converter at the edge of the video passband.


FIGURE 9-17A  
COMPONENT LOCATOR  
CONVERTER CONTROL 1 (A203)



**I.C. TABLE**


IC. NO.	TYPE	GND	+5V	+12V	-12V
U4	7400	7	14		
U12	7402	7	14		
U5, U6, U11	7404	7	14		
U10, U17	7442	8	16		
U13	8C97	8	16		
U7, U8, U9	74176	7	14		
U1	74393	7	14		
U2, U3, U14, U15	MC1458	8	14		
U16	NE555	1	8		

067A



- 3 USED ONLY WITH OPTIONS 01 OR 02.
- 4 ITEMS INDICATED BY "\*" ARE SELECT AT TEST COMPONENTS AND MAY NOT BE USED.

FIGURE 9-16B  
SCHEMATIC DIAGRAM  
CONVERTER CONTROL 2 (A202)



### CONVERTER CONTROL 1 (A203)

Converter Control 1 performs all the control functions necessary to lock the microwave Converter to the correct YIG/Comb Generator (A207) output frequency, and provide appropriate signals to the direct counter.


Converter Control 1 consists of five basic functional sections: a Video Limiter, a Video Detector, an In-Band Detector, an Analog Processor, and Signal Acquisition Logic. The Video Limiter processes the signal from A204 to provide a constant amplitude signal to the High Frequency board (A106). The Video Detector converts the incoming video signal from A204 to a level proportional to the incoming power. This signal is then compared to a number of preset levels in the Analog Processor circuits, and converted into digital signals for further processing. The In-Band Detector is used to determine whether or not the video frequency falls within the desired passband, and to enable the Analog Processor circuits. The Signal Acquisition Logic provides the digital commands to control the sweep circuits and to lock the Converter on the appropriate comb line.

Figure 9-17C shows the operating sequence of the Converter. In the absence of an input signal to the Converter, a 200 MHz/ms sweep is continuously generated (DAC 1 ENABLE and CLOCK ENABLE are high). At the end of each sweep, a CONVERTER RESET command is generated (point A to point B on waveform). When a signal is applied, a Video Detector output will be generated when the YIG filter is tuned through the correct harmonic (point C). When this signal appears, a CONVERTER RESET

command is again generated (point C to point D), and the sweep is reset to zero. A new sweep is initiated (point D) and eventually the Video Detector again produces an output (point E). At this point, a small backward step will be taken, followed by a 3 millisecond delay (point E to point F). At the end of this time, DAC 2 turns on, and a considerably slower sweep (4 MHz/msec) begins. At point G, the Video Detector output has reached 90% of the value stored in the Peak Detector, and the sweep is stopped. Three milliseconds later (point H), a LOCK command is given, which will allow the counter to read the frequency applied to the High Frequency board (A107). If the sweep is inhibited from stopping at point G (by grounding A203TP4), the Video Detector output will appear as shown by the dotted line on the waveform.

### Video Limiter and Video Detector Sections

The incoming signal from the Video Amplifier (A204) enters at connector P2, passes through an isolation buffer Q1, and is limited by the differential amplifier Q2-Q4. This provides a fixed output amplitude of approximately 1 V peak-to-peak to the High Frequency board. Q1 also drives Video Detector diode CR2. Diode CR3 (matched to CR2) is used for temperature compensation of CR2 bias. The rectified signal is then amplified by U31, whose gain is set by Video Detector Gain Control R22. The setting of R22 determines the minimum required lock signal from the Video Amplifier. As such, its setting plays an important part in determining the sensitivity of the Converter. Refer to Section 6 for the proper adjustment procedure.



The following description is keyed to the corresponding lettered points on the waveforms shown in Figure 9-17C.

- A. Initiation of CONVERTER RESET: A CONVERTER RESET will occur in the digital logic whenever any one of the following occur: (1) CONVERTER RECYCLE command from A104. (2) Either DAC reaching the end of its range. (3) Loss of sufficient video level (U2A input drops below threshold). (4) Image Rejection circuit operating (see later paragraph). When this occurs, U6 pin 1 goes low, causing it to generate an 18 millisecond CONVERTER RESET pulse. This pulse will reset DAC 1, DAC 2, U10B, and U2A.
- B. Start Sweep: CONVERTER RESET goes low and enables DAC 1.
- C. Presence of Sweep Related Signal: An In-Band signal of sufficient amplitude triggers U2A. When the signal drops below the threshold value, the negative transition triggers flip-flop U10A. This action generates a CONVERTER RESET. All circuits except U10A are reset; U10B is enabled.
- D. Start of Second Sweep: End of CONVERTER RESET triggers U10B which, in turn, enables U11A. The purpose of the second sweep is to guarantee that after the signal has been applied to the Converter, a sweep is begun from zero frequency. This prevents locking to a harmonic of the input frequency.
- E. Presence of Sweep Related Signal: The negative transition of U2A, as described in paragraph C, triggers U11A. This turns on DAC 2 ENABLE. In addition, multivibrator U6A is triggered, which generates a 3 millisecond pulse. The CLOCK ENABLE is turned off during this pulse, and U7A is triggered. The output of U7A enables U7B. The loss of DAC 1 ENABLE also results in a negative current step (generated on Converter Control 2)

such that the YIG/Comb Generator is tuned back through the frequency that initiated the trigger. This action causes the twin peaks in the Video Detector output. During this period, the Peak Detector has stored the peak detected signal level; the voltage at U5 pin 6 is 90% of that peak.

- F. Start of DAC 2 Sweep: The CLOCK ENABLE command goes high at the end of the pulse from U6A.
- G. Stop Sweep: When the Video Detector output reaches 90% of the stored peak U5A is triggered, which again causes a 3 millisecond pulse to be generated by U6A. This pulse triggers U7B which disables the CLOCK ENABLE.
- H. Lock: At the end of the 3 millisecond pulse, the LOCK command is obtained at U9 pin 11 (this allows the counter to display the input frequency). If at any time after LOCK command occurs, the output of the Video Detector should drop below the threshold set at U2 pin 5, a CONVERTER RESET command will be initiated when U2 pin 10 goes high.


#### Image Rejection


At input levels below the specified sensitivity, it is possible that although the video level is insufficient to trigger U2A on the correct comb line, the next higher line is sufficient. If the counter should lock to this line, called the image, an erroneous reading would result. To prevent this, an image rejection circuit consisting of U11B and U14 is provided.

If the In-Band Detector turns on, then off, without U2A triggering, multivibrator U14B enables flip-flop U11B for 3 milliseconds. If during this period, U2A is triggered resulting in DAC 1 ENABLE going low, U11B will be triggered, resulting in a CONVERTER RESET. The Converter is thus prevented from locking on the image.

FIGURE 9-17C  
OPERATING SEQUENCE  
CONVERTER CONTROL 1 (A203)

I. C. NO.	TYPE	PIN NO.			
		GND	+5V	-5.2V	+12V -12V
U8	DM7400	7	14		
U12	DM7405	7	14		
U9	DM7408	7	14		
U17	DM7420	7	14		
U7, U10, U11	DM7473	11	4		
U6, U14, U18	DM74123	6	1	8	
U16	DM74393	8	16		
U13	CA3049			4	7
U4	CA3130			4	7
U3	LM741C			7	4
U4	LM741E			7	4
U15	MC1408L-6	1, 2	13		3
U2, U5	72506			4	11





3 PART OF PC BOARD.  
 4 MATCHED PAIR.

FIGURE 9-17B  
 SCHEMATIC DIAGRAM  
 CONVERTER CONTROL 1 (A203)








FIGURE 9-18C  
FUNCTIONAL DIAGRAM  
VIDEO AMPLIFIER (A204)



The current shaping network for  $I_{total}$  consists of CR7, R68, and R71. CR6 and CR7 produce an approximately exponential curve, while R68 and R71 produce a linear curve. Their sum determines the shape of the current into the summing node at R75.

In operation, an increase in signal power at the Mixer input results in an increase in the magnitude of the current from the Mixer diode. The increased current causes the outputs from U1 and U2 to tend to increase  $I_{total}$  while decreasing  $I_{series}$ . This causes an increase in the current through the shunt diode and a decrease in the current through the series diode, a ratio which maintains a 50 ohm terminal impedance. This action decreases the magnitude of change in signal which appears at the Mixer diode.

The Video Amplifier section amplifies the difference in frequency produced by the Mixer, and applies it to Control 1 (A203).

The circuit consists of eight essentially identical gain blocks and an automatic gain control. Overall gain of the Video Amplifier is nominally 56 dB, with a frequency range of 25 MHz to 275 MHz.

A typical gain block includes a single broadband transistor amplifier stabilized by series and shunt feedback and an output matching inductor.

The AGC portion of the amplifier consists of RF detector CR3 and CR4, loop amplifier U5, PIN Diode driver Q16, emitter follower Q5, and PIN Attenuator CR1 and CR2. The reference voltage in the AGC is the maximum output power level for the Video Amplifier, 0 to +1 dBm.

### PIN DRIVER/VIDEO AMPLIFIER (A204)

Refer to Functional Diagram — Figure 9-18C.

The PIN Driver/Video Amplifier module (A204) consists of two distinct sections: the PIN Diode Attenuator Control Loop, and the Video Amplifier.

Components of the PIN Driver include:

- a. PIN Diode Attenuator (A206).
- b. Mixer (A205).
- c. Current-to-Voltage Converter (A204U1).
- d. Loop Amplifier (A204U2).
- e.  $I_{series}$  Control Circuit (A204Q10-13, Q15, U4).
- f.  $I_{total}$  Control Circuit (A204CR6, CR7, Q14, U3).


Components of the Video Amplifier include:

- a. Four-stage Broadband Amplifier (A204Q1-4).
- b. PIN Attenuator Section (A204CR1, CR2, Q5).
- c. Four-stage Broadband Amplifier (A204Q6-9).
- d. RF Detector (A204CR3, CR4).
- e. AGC Loop Amplifier (A204Q16, U5).


The PIN Diode Attenuator Control section is a simple feedback loop. DC current from the Mixer diode is converted to a voltage by U1. This voltage is compared to reference voltage ( $V_{ref}$ ) at the input of U2. The difference in the two voltages is amplified by U2, and appears at E7. This voltage causes the proper currents to flow from the current generators:  $I_{series}$  and  $I_{total}$ . These currents determine the magnitude of signal attenuation in the PIN Diode Attenuator (A206).

The  $I_{series}$  and  $I_{total}$  current generators contain shaping networks that control the ratio of the currents through the series and shunt diodes in the attenuator to provide a fairly constant 50 ohm terminal impedance.

FIGURE 9-18A  
COMPONENT LOCATOR  
VIDEO AMPLIFIER (A204)




045H



3 PART OF PC BOARD.

FIGURE 9-18B  
SCHEMATIC DIAGRAM  
VIDEO AMPLIFIER (A204)



025D





FIGURE 9-19A  
COMPONENT LOCATOR  
CONVERTER INTERCONNECT (A208)



025B




FIGURE 9-19B  
 SCHEMATIC DIAGRAM  
 CONVERTER INTERCONNECT (A208)



# SECTION O

## OPTIONS

O-1. This section provides descriptions, specifications (where applicable), schematic diagrams and component locators, for the options available for use with the EIP 350D/351D Autohet Frequency Counters.

<u>OPT</u>	<u>DESCRIPTION</u>
01	YIG PRESET - PROGRAMMABLE
02	YIG PRESET - THUMBWHEEL
03	OVEN STABILIZED OSCILLATOR ( $5 \times 10^{-9}$ )
04	OVEN STABILIZED OSCILLATOR ( $1 \times 10^{-9}$ )
05	OVEN STABILIZED OSCILLATOR ( $5 \times 10^{-10}$ )
06	PROGRAMMABLE OFFSETS
07	REMOTE PROGRAMMING
09	BCD OUTPUT
10	REAR PANEL INPUT CONNECTORS
11	BAND II DELETED
12	EXTENDED BAND III RANGE - 350D
13	RACK MOUNT/CHASSIS SLIDES
16	GENERAL PURPOSE INTERFACE BUSS*

\* See separate manual

# OPTION 01

## YIG PRESET - PROGRAMMABLE

### O1-1. DESCRIPTION

O1-2. This option allows the user to program the starting frequency of the sweep in Band III (825 MHz to 12.4/18 GHz). Increments of 200 MHz may be programmed by grounding the appropriate inputs using standard 1-2-4-8 BCD code. These inputs drive Converter Control 2 inverters A202U7 and U9 to preset the DCUs of DAC 1 on A202.

O1-3. For proper Converter operation, it is necessary that the sweep function not be interfered with. This requires that the minimum frequency to be measured must be at least 275 MHz above the preset frequency. It also imposes the requirement that the preset number be at least 275 MHz above any other frequencies present.

O1-4. Provided the above restrictions are met, Option 01 may be used both for the purpose of speeding acquisition time, and to measure a signal in the presence of a lower frequency signal.



### O1-5. OPERATION

- a. Enter preset frequency into the counter with consideration for programming requirements.
- b. Press RESET button.

EXAMPLE: To measure 8 GHz signal in presence of 4 GHz signal (both signals above minimum sensitivity of counter), program counter for 7 GHz; press RESET button. Counter begins sweep at 7 GHz and locks on 8 GHz signal.

J3	
Pin No.	Function
16	$10^8$ B (200 MHz)
17	$10^8$ C (400 MHz)
18	$10^8$ D (800 MHz)
19	$10^9$ A (1 GHz)
20	$10^9$ B (2 GHz)
21	$10^9$ C (4 GHz)
22	$10^9$ D (8 GHz)
23	$10^{10}$ A (10 GHz)
24	Ground
25	+ 5 Vdc

TABLE O1-1  
J3 CONTACT GROUNDING FOR  
PROGRAMMABLE YIG PRESET  
OPTION 01



Refer to Option 07, Figure O7-1 for Component Locator and Schematic Diagram for A115 Programming board.

FIGURE 01-1B  
INTERCONNECTION DIAGRAM  
YIG PRESET - PROGRAMMABLE  
OPTION 01

# OPTION 02 YIG PRESET - THUMBWHEEL

## O2-1. DESCRIPTION

O2-2. This option is functionally identical to Option 01 with the exception that ground contact closure is provided by a 3-digit thumbwheel switch mounted on the front panel of the counter. Comb start frequency may be read directly from the switch.





FIGURE O2-1  
COMPONENT LOCATOR AND  
WIRING DIAGRAM  
YIG PRESET - THUMBWHEEL  
OPTION 02



# OPTIONS 03, 04, AND 05 HIGH STABILITY TIME BASE (OVEN STABILIZED CRYSTAL OSCILLATOR)

## O3-1. DESCRIPTION

O3-2. Three Oven Stabilized Oscillators are available as options for the 350D/351D Counters. Specifications for the three options are listed in Table O3-1. These options reduce the counter inaccuracy (see Section 6, paragraphs 6-8 through 6-26) due to both temperature and time.

O3-3. When either Option 03, 04, or 05 is installed, the TCXO (A116) is removed from the Reference Oscillator PC Board (A108), and components are added to A108 and Counter Chassis A1 (see Section 9, Figure 9-10). The added components include Oven Oscillator power transformer A114T1, 28 Vdc Oven Power Supply A114, and connector A108J3.

O3-4. The 28 volt Power Supply is on and operating as long as the counter is plugged into an active source of AC power, irrespective of the counter's POWER On/Off switch. Primary wiring of the oven oscillator power transformer is shown in Section 9, Figure 9-9. The balance of the circuit is conventional: full-wave bridge rectifier CR1, filter C1, regulator U1, series pass transistor Q1, protective diodes CR1-CR3, and voltage control R3.

CHARACTERISTIC	OPTION 03	OPTION 04	OPTION 05
AGING RATE/24 HOURS (After 72 hour warm-up)	$<   5 \times 10^{-9}  $	$<   1 \times 10^{-9}  $	$<   5 \times 10^{-10}  $
SHORT TERM STABILITY ( 1 second average)	$< 1 \times 10^{-10} \text{ rms}$		
0° to +50° C TEMPERATURE STABILITY	$<   6 \times 10^{-8}  $	$<   3 \times 10^{-8}  $	$<   3 \times 10^{-8}  $
±10% LINE VOLTAGE CHANGE	$<   5 \times 10^{-10}  $	$<   2 \times 10^{-10}  $	$<   2 \times 10^{-10}  $

TABLE O3-1  
SPECIFICATIONS  
OVENIZED OSCILLATOR OPTIONS





FIGURE 03-1A  
 COMPONENT LOCATORS  
 OVEN OSCILLATOR POWER SUPPLY  
 OPTIONS 03, 04, 05






FIGURE 03-1B  
SCHEMATIC DIAGRAM  
OVEN OSCILLATOR POWER SUPPLY (A114)  
OPTIONS 03, 04, 05





FIGURE 03-1A  
 COMPONENT LOCATION  
 OVEN OSCILLATOR POWER SUPPLY  
 OPTIONS 03, 04, 05









FIGURE 06-1A  
 COMPONENT LOCATORS (A100 & A115)  
 PROGRAMMABLE OFFSETS  
 OPTION 06

Refer to Option 07, Figure 07-1 for Component  
 Locator and Schematic Diagram for A115 Pro-  
 gramming Board.



# OPTION 06 PROGRAMMABLE OFFSETS

## O6-1. GENERAL DESCRIPTION

O6-2. This option allows the displayed reading of any frequency to be increased or decreased by any number in 100 kHz increments.

O6-3. For positive offsets, the desired number may be programmed directly on 24 input lines (4-line BCD code on each of six digits). Activating the OFFSET ENABLE command will then cause the reading to be offset by the programmed frequency.

O6-4. Negative offsets require that the nines complement of the number be programmed and that the OFFSET MINUS command be activated. The nines complement of a number is obtained by subtracting the number from 99.9999 GHz.

O6-5. All inputs are programmed by ground contact closure or application of a TTL "0" level. Pin connections are shown in Table O6-1.

## O6-6. CIRCUIT DESCRIPTION

O6-7. Circuitry required for the option is contained on two PC boards. Programming Option Board A115 contains the inverters used as buffers for the input information. Offset Control Unit A100 contains the remaining control circuitry.

O6-8. The six digit offset input is used to directly preset the six DCUs on Count Chain 2 (A102). This then requires that the 3 MSD information from the Converter (in Band III operation) must be serially added to the preset information. This is the major function of the Offset Control unit.

O6-9. The second function of the unit is to provide a single pulse to the 100 kHz DCU of A102 during negative offset.


O6-10. During SEQUENCE GENERATOR "0", 3 MSD information from the Converter is preset into U6, U7, and U8. The OFFSET LOAD command is generated (U2 pin 6) and, if OFFSET MINUS is low (negative offset), U4B is set.

O6-11. At SEQUENCE GENERATOR "1", U3A is enabled and divides the input 2.5 MHz clock to 1.25 MHz. U3B inhibits the sequence generator and enables U4A. The first clock pulse triggers U4A which activates the GATE X 100 MHz signal and operates a single ADD X 100 kHz pulse if negative offset is selected. Clock pulses then simultaneously appear at the ADD X 100 MHz output and the COUNT DOWN input to U6. Pulses continue until U6, U7, and U8 have counted down to zero. U3B is then reset, which in turn resets U4A, ends the cycle, and removes the SEQUENCE GENERATOR INHIBIT.

O6-12. Programming connector type: Amphenol 57-40500, 50 pin female. Mating connector: Amphenol 57-30500, 50 pin male.

J3 Pin	Function
14	Ground
15	Offset <u>Enable</u>
26	10 <sup>5</sup> A (100 kHz)
27	10 <sup>5</sup> B (200 kHz)
28	10 <sup>5</sup> C (400 kHz)
29	10 <sup>5</sup> D (800 kHz)
30	10 <sup>6</sup> A (1 MHz)
31	10 <sup>6</sup> B (2 MHz)
32	10 <sup>6</sup> C (4 MHz)
33	10 <sup>6</sup> D (8 MHz)
34	10 <sup>7</sup> A (10 MHz)
35	10 <sup>7</sup> B (20 MHz)
36	10 <sup>7</sup> C (40 MHz)
37	10 <sup>7</sup> D (80 MHz)
38	10 <sup>8</sup> A (100 MHz)
39	10 <sup>8</sup> B (200 MHz)
40	10 <sup>8</sup> C (400 MHz)
41	10 <sup>8</sup> D (800 MHz)
42	10 <sup>9</sup> A (1 GHz)
43	10 <sup>9</sup> B (2 GHz)
44	10 <sup>9</sup> C (4 GHz)
45	10 <sup>9</sup> D (8 GHz)
46	10 <sup>10</sup> A (10 GHz)
47	10 <sup>10</sup> B (20 GHz)
48	10 <sup>10</sup> C (40 GHz)
49	10 <sup>10</sup> D (80 GHz)
50	Offset Plus/ <u>Minus</u>

TABLE O6-1  
J3 CONTACT GROUNDING FOR  
PROGRAMMABLE OFFSET  
OPTION 06








FIGURE O6-1B  
 SCHEMATIC DIAGRAM  
 PROGRAMMABLE OFFSETS  
 OPTION 06



NOTE: COMPOSITE PCB ASSEMBLY FOR OPTIONS 01, 06, AND 07. ONLY A PORTION OF COMPONENTS SHOWN MAY BE USED ON ANY ONE OPTION.

FIGURE 07-1A  
COMPONENT LOCATORS (A115)  
REMOTE PROGRAMMING  
OPTION 07

# OPTION 07 REMOTE PROGRAMMING

## O7-1. GENERAL DESCRIPTION

O7-2. Most of the functions which are normally controlled from the front panel of the counter may be remotely programmed by this option. These functions are:

- a. 10 Hz RESOLUTION
- b. 100 Hz RESOLUTION
- c. 1 kHz RESOLUTION
- d. HOLD
- e. RESET
- f. TEST
- g. BAND I SELECT
- h. BAND II SELECT
- i. BAND III SELECT

O7-3. In addition to the front panel controls, an additional command: COUNTER RESET is also available. This command resets the counter and initiates a new reading without resetting the Converter.

O7-4. The LOCAL/REMOTE input activates the remote functions. This and all remote commands are activated by ground contact closure or a TTL "0" level. Pin connections to the rear panel are shown in Table O7-1.

## O7-5. CIRCUIT DESCRIPTION

O7-6. In the standard instrument, all front panel control switches are returned to ground through a jumper cable between A113J7 and J8. With Option 07, the jumper cable is removed, and cables from J7 and J8 connect to Remote Programming board A115. Switch returns are grounded through circuits on A115 in the LOCAL mode. In REMOTE, a series of multiplexers disable the front panel switches and enable the remote control lines.

O7-7. The remote programming circuit contains 13 two-input multiplexers, each of which has one input connected to a front panel switch return, and one input connected to the REMOTE PROGRAMMING connector. When the LOCAL/REMOTE line (J3 pin 13) is grounded, the multiplexers effectively open the ground connections of the front panel controls, allowing remote control of functions shown in Table O7-1.


O7-8. If the HOLD is not energized, front panel SAMPLE RATE determines cycle time. In remote operation, front panel HOLD is ineffective.

O7-9. If none of the RESOLUTION switches are grounded, the counter will operate with a one second gate.

O7-10. Programming connector type: Amphenol 57-40500, 50 pin female. Mating connector: Amphenol 57-30500, 50 pin male.

J3	
Pin No.	Function
1	No Connection
2	1 kHz Resolution
3	100 Hz Resolution
4	<u>Hold</u>
5	<u>Reset</u>
6	<u>Test</u>
7	Counter Reset
8	10 Hz Resolution
9	<u>Band I, Lo-Z</u>
10	<u>Band I, Hi-Z</u>
11	<u>Band II</u>
12	<u>Band III</u>
13	<u>Local/Remote</u>
14	Ground

TABLE O7-1  
J3 CONTACT GROUNDING FOR  
REMOTE PROGRAMMING  
OPTION 07



NOTE: COMPOSITE PCB ASSEMBLY  
FOR OPTIONS 01, 06, AND 07. ONLY  
A PORTION OF COMPONENTS SHOWN  
MAY BE USED ON ANY ONE OPTION.

FIGURE 07-1A  
COMPONENT LOCATORS (A115)  
REMOTE PROGRAMMING  
OPTION 07

# OPTION 07 REMOTE PROGRAMMING

## 07-1. GENERAL DESCRIPTION

07-2. Most of the functions which are normally controlled from the front panel of the counter may be remotely programmed by this option. These functions are:

- a. 10 Hz RESOLUTION
- b. 100 Hz RESOLUTION
- c. 1 kHz RESOLUTION
- d. HOLD
- e. RESET
- f. TEST
- g. BAND I SELECT
- h. BAND II SELECT
- i. BAND III SELECT

07-3. In addition to the front panel controls, an additional command: COUNTER RESET is also available. This command resets the counter and initiates a new reading without resetting the Converter.

07-4. The LOCAL/REMOTE input activates the remote functions. This and all remote commands are activated by ground contact closure or a TTL "0" level. Pin connections to the rear panel are shown in Table O7-1.

## 07-5. CIRCUIT DESCRIPTION

07-6. In the standard instrument, all front panel control switches are returned to ground through a jumper cable between A113J7 and J8. With Option 07, the jumper cable is removed, and cables from J7 and J8 connect to Remote Programming board A115. Switch returns are grounded through circuits on A115 in the LOCAL mode. In REMOTE, a series of multiplexers disable the front panel switches and enable the remote control lines.

07-7. The remote programming circuit contains 13 two-input multiplexers, each of which has one input connected to a front panel switch return, and one input connected to the REMOTE PROGRAMMING connector. When the LOCAL/REMOTE line (J3 pin 13) is grounded, the multiplexers effectively open the ground connections of the front panel controls, allowing remote control of functions shown in Table O7-1.

07-8. If the  $\overline{\text{HOLD}}$  is not energized, front panel SAMPLE RATE determines cycle time. In remote operation, front panel HOLD is ineffective.


07-9. If none of the RESOLUTION switches are grounded, the counter will operate with a one second gate.

07-10. Programming connector type: Amphenol 57-40500, 50 pin female. Mating connector: Amphenol 57-30500, 50 pin male.

J3	
Pin No.	Function
1	No Connection
2	1 kHz Resolution
3	100 Hz Resolution
4	$\overline{\text{Hold}}$
5	$\overline{\text{Reset}}$
6	$\overline{\text{Test}}$
7	Counter Reset
8	10 Hz Resolution
9	$\overline{\text{Band I, Lo-Z}}$
10	$\overline{\text{Band I, Hi-Z}}$
11	$\overline{\text{Band II}}$
12	$\overline{\text{Band III}}$
13	Local/ $\overline{\text{Remote}}$
14	Ground

TABLE O7-1  
J3 CONTACT GROUNDING FOR  
REMOTE PROGRAMMING  
OPTION 07





26	1	-x N/C
27	2	1 KHz RESOLUTION
28	3	100 Hz RESOLUTION
29	4	HOLD
30	5	RESET
31	6	TEST
32	7	COUNTER RESET
33	8	10 Hz RESOLUTION
34	9	BAND 1 LO-Z
35	10	BAND 1 HI-Z
36	11	BAND 2
37	12	BAND 3
38	13	LOCAL / REMOTE
39	14	OFFSET ENABLE
40	15	OFFSET ENABLE
41	16	.2 GHz
42	17	.4 GHz
43	18	.8 GHz
44	19	1 GHz
45	20	2 GHz
46	21	4 GHz
47	22	8 GHz
48	23	10 GHz
49	24	OFFSET (+/-)
50	25	OFFSET (+/-)

J5 (10A102-J5)

1	14	4 MHz
2	13	1 MHz
3	12	80 MHz
4	11	20 MHz
5	10	8 MHz
6	9	2 MHz
7	8	40 MHz

J4 (10A102-J4)

1	14	4 GHz
2	13	1 GHz
3	12	8 GHz
4	11	.4 GHz
5	10	.1 GHz
6	9	2 GHz
7	8	.8 GHz

J6 (10A113-J11)

8	7	OFF. ENA.
9	6	
10	5	
11	4	
12	3	
13	2	
14	1	

J3 (10A202-J1)

14	1	-x
13	2	10 GHz
12	3	4 GHz
11	4	.2 GHz
10	5	.8 GHz
9	6	.4 GHz
8	7	1 GHz

I.C. NO.	TYPE	PIN NO.
U1, U2, U3, U4	7405	7 14
U5	7408	7 14
U6	7400	7 14
U7, U8, U9	74157	8 16

OPTION 07




FIGURE 07-1B  
 SCHEMATIC DIAGRAM (A115)  
 REMOTE PROGRAMMING  
 OPTION 07

Pin No.	Function	Pin No.	Function	Pin No.	Function
1	10 <sup>1</sup> A	18	10 <sup>9</sup> B	34	10 <sup>5</sup> C
2	10 <sup>1</sup> B	19	10 <sup>10</sup> A	35	10 <sup>5</sup> D
3	10 <sup>2</sup> A	20	10 <sup>10</sup> B	36	10 <sup>6</sup> C
4	10 <sup>2</sup> B	21	10 <sup>0</sup> A	37	10 <sup>6</sup> D
5	10 <sup>3</sup> A	22	Inhibit	38	10 <sup>7</sup> C
6	10 <sup>3</sup> B	23	10 <sup>0</sup> B	39	10 <sup>7</sup> D
7	10 <sup>4</sup> A	24	- Ref	40	10 <sup>8</sup> C
8	10 <sup>4</sup> B	25	+ Ref	41	10 <sup>8</sup> D
9	10 <sup>5</sup> A	26	10 <sup>1</sup> C	42	10 <sup>9</sup> C
10	10 <sup>5</sup> B	27	10 <sup>1</sup> D	43	10 <sup>9</sup> D
11	10 <sup>6</sup> A	28	10 <sup>2</sup> C	44	10 <sup>10</sup> C
12	10 <sup>6</sup> B	29	10 <sup>2</sup> D	45	10 <sup>10</sup> D
13	10 <sup>7</sup> A	30	10 <sup>3</sup> C	46	10 <sup>0</sup> C
14	10 <sup>7</sup> B	31	10 <sup>3</sup> D	47	10 <sup>0</sup> D
15	10 <sup>8</sup> A	32	10 <sup>4</sup> C	48	Print Commar
16	10 <sup>8</sup> B	33	10 <sup>4</sup> D	49	No Connection
17	10 <sup>9</sup> A			50	Ground

NOTE: The 10<sup>0</sup> bit is the least significant digit, and corresponds to the 1 Hz output. A, B, C, and D, are the 1, 2, 4, and 8, bits of each binary coded decimal output digit.

TABLE O9-2  
J2 CONTACT GROUNDING FOR  
BCD DIGITAL OUTPUT  
OPTION 09




FIGURE O9-1A  
COMPONENT LOCATOR  
BCD OUTPUT  
OPTION 09

# OPTION 09

## BCD OUTPUT

### O9-1. DESCRIPTION

O9-2. This assembly provides binary coded decimal outputs to the rear panel of the counter corresponding to the applied input frequency. A PRINT command indicates the presence of valid data, while an INHIBIT input is available to allow the user to prevent the information from being altered. Refer to Table O9-2 for rear panel connections.

O9-3. Each output line from the latches associated with the counting chain (A102, A103) then feeds through an inverter to the rear panel Digital Output Connector J2.


O9-4. A positive INHIBIT level (+2 to +50 V) turns on Q1. This in turn, generates a SEQUENCE INHIBIT command to prevent the counter from continuing its sequence. This command allows the user to prevent stored information from being altered.


BCD Code	1 - 2 - 4 - 8
Format	11 data digits in parallel form
"0" State Level	0 to 0.4 V, 5 mA current sink capability
"1" State Level	+5 V, 2kohm source impedance
Negative Ref	Ground
Positive Ref	+5 V, 22 ohm source impedance
Print Command	+5 V to 0 V step, fall time 1 microsecond 20 microsecond width. 2kohm source impedance.
Hold Off Requirement	Maximum: 50 V; minimum: 2 V.

TABLE O9-1  
SPECIFICATIONS

(REAR PANEL)

PI





I.C. NO.	PIN NO.	
	GND	+5V
U1 THRU UB	7	14





FIGURE 09-1B  
SCHEMATIC DIAGRAM  
BCD OUTPUT  
OPTION 09

## OPTION 10 REAR PANEL INPUTS

### O10-1. DESCRIPTION

O10-2. Band I input connector and Preamplifier (A111), and Band II input connector, moved to rear panel. Converter assembly is reversed end-for-end, to place the Band III input connector at rear panel. All specifications remain as stated for front panel connectors.

## OPTION 11 BAND II DELETED

### O11-1. DESCRIPTION

O11-2. Band II input connector and Prescaler (A109) removed. Delete all manual references to Band II operation and components.

## OPTION 12 350D BAND III FREQUENCY RANGE EXTENDED


### O12-1. DESCRIPTION

O12-2. Band III frequency range of 350D extended through use of factory selected components to 825 MHz to 13.5 GHz. Sensitivity between 12.4 GHz and 13.5 GHz is -20 dBm (22 mV rms). All other specifications remain as stated in the manual.

# OPTION 13 RACK MOUNT/CHASSIS SLIDES

14 37 10 6 D

034A



NOTES:

1. ALL MOUNTING HARDWARE AND HOLE SPACING CONFORMS TO MIL-STD-189.
2. TO INSTALL SLIDES IN FIELD: REMOVE TOP COVER AND TOP FRAME. MOUNT SPECIAL SIDE PANELS (P/N: 5210079) IN PLACE OF STANDARD PANELS.

FIGURE O13-1  
INSTALLATION DIAGRAM  
OPTION 13



EIP COUNTER REPAIR AND RETURN FORM

TO FACILITATE REPAIRS, PLEASE ANSWER ALL QUESTIONS AND RETURN THIS FORM WITH COUNTER TO: EIP INCORPORATED, 3230 SCOTT BOULEVARD, SANTA CLARA, CA 95051.

MODEL NO. \_\_\_\_\_ SERIAL NO. \_\_\_\_\_

1. Briefly describe trouble symptoms: \_\_\_\_\_  
\_\_\_\_\_
2. Check frequency range in which trouble occurred:  
Band I \_\_\_\_\_ Band I \_\_\_\_\_  
20 Hz-135 MHz \_\_\_\_\_ 10-300 MHz \_\_\_\_\_ Band II \_\_\_\_\_ Band III \_\_\_\_\_
3. Would the counter show the correct display in the TEST position? Yes \_\_\_ No \_\_\_
4. What was the approximate ambient temperature? \_\_\_\_\_ °F.
5. Did failure occur at turn on, or after some period of time? Turn on \_\_\_\_ After \_\_\_\_ hours
6. At what frequency (ies) did counter fail to operate? \_\_\_\_\_
7. What was the input power level at failure? \_\_\_\_\_ dBm (or mW) .
8. Was the rear panel INT/EXT switch in the INT position? Yes \_\_\_ No \_\_\_
9. What type of signal generator (or signal source) was being monitored by the counter at the time of failure? \_\_\_\_\_
10. Please sketch (on the other side of this sheet), the test or operational set-up in use when the counter failed, and any additional comments regarding this instrument.
11. In the event counter repair cost is not covered under the EIP standard warranty, please complete the following:
  - a. Maximum allowable charge without further customer approval: \$ \_\_\_\_\_
  - b. P.O. No. \_\_\_\_\_ Date \_\_\_\_\_ Buyer \_\_\_\_\_
  - c. Billing address: \_\_\_\_\_  
\_\_\_\_\_

12. Name of person making this report (PLEASE PRINT): \_\_\_\_\_
- Your phone number: (Area Code: \_\_\_\_\_ ) \_\_\_\_\_ Ext: \_\_\_\_\_

CUSTOMER INFORMATION

SHIPPING INFORMATION

OWNER \_\_\_\_\_  
 ADDRESS \_\_\_\_\_  
 CITY \_\_\_\_\_  
 STATE \_\_\_\_\_ ZIP \_\_\_\_\_  
 COUNTRY \_\_\_\_\_

SHIP TO \_\_\_\_\_  
 ADDRESS \_\_\_\_\_  
 CITY \_\_\_\_\_  
 STATE \_\_\_\_\_ ZIP \_\_\_\_\_  
 COUNTRY \_\_\_\_\_

EIP COUNTER REPAIR AND RETURN FORM

TO FACILITATE REPAIRS, PLEASE ANSWER ALL QUESTIONS AND RETURN THIS FORM WITH COUNTER TO: EIP INCORPORATED, 3230 SCOTT BOULEVARD, SANTA CLARA, CA 95051.

MODEL NO. \_\_\_\_\_ SERIAL NO. \_\_\_\_\_

1. Briefly describe trouble symptoms: \_\_\_\_\_  
\_\_\_\_\_
2. Check frequency range in which trouble occurred:  
Band I \_\_\_\_\_ Band I \_\_\_\_\_  
20 Hz-135 MHz \_\_\_\_\_ 10-300 MHz \_\_\_\_\_ Band II \_\_\_\_\_ Band III \_\_\_\_\_
3. Would the counter show the correct display in the TEST position? Yes \_\_\_\_\_ No \_\_\_\_\_.
4. What was the approximate ambient temperature? \_\_\_\_\_ °F.
5. Did failure occur at turn on, or after some period of time? Turn on \_\_\_\_\_. After \_\_\_\_\_ hours
6. At what frequency (ies) did counter fail to operate? \_\_\_\_\_.
7. What was the input power level at failure? \_\_\_\_\_ dBm (or mW) .
8. Was the rear panel INT/EXT switch in the INT position? Yes \_\_\_\_\_ No \_\_\_\_\_.
9. What type of signal generator (or signal source) was being monitored by the counter at the time of failure? \_\_\_\_\_.
10. Please sketch (on the other side of this sheet), the test or operational set-up in use when the counter failed, and any additional comments regarding this instrument.
11. In the event counter repair cost is not covered under the EIP standard warranty, please complete the following:
  - a. Maximum allowable charge without further customer approval: \$ \_\_\_\_\_.
  - b. P.O. No. \_\_\_\_\_ Date \_\_\_\_\_ Buyer \_\_\_\_\_.
  - c. Billing address: \_\_\_\_\_  
\_\_\_\_\_.
12. Name of person making this report (PLEASE PRINT): \_\_\_\_\_.

Your phone number: (Area Code: \_\_\_\_\_ ) \_\_\_\_\_ Ext: \_\_\_\_\_.

CUSTOMER INFORMATION

SHIPPING INFORMATION

OWNER \_\_\_\_\_  
 ADDRESS \_\_\_\_\_  
 CITY \_\_\_\_\_  
 STATE \_\_\_\_\_ ZIP \_\_\_\_\_  
 COUNTRY \_\_\_\_\_

SHIP TO \_\_\_\_\_  
 ADDRESS \_\_\_\_\_  
 CITY \_\_\_\_\_  
 STATE \_\_\_\_\_ ZIP \_\_\_\_\_  
 COUNTRY \_\_\_\_\_